ADC
8.0
Analog to Digital Conversor library for the Teensy 4 microprocessor
|
Board-dependent settings. More...
Enumerations | |
enum | ADC_REFERENCE : uint8_t { ADC_REFERENCE::REF_3V3 = static_cast<uint8_t>(ADC_REF_SOURCE::REF_DEFAULT), NONE = static_cast<uint8_t>(ADC_REF_SOURCE::REF_NONE) } |
Voltage reference for the ADC. More... | |
enum | ADC_INTERNAL_SOURCE : uint8_t { ADC_INTERNAL_SOURCE::VREFSH = 25 } |
enum | ADC_CONVERSION_SPEED : uint8_t { VERY_LOW_SPEED, ADC_CONVERSION_SPEED::LOW_SPEED = VERY_LOW_SPEED, ADC_CONVERSION_SPEED::MED_SPEED, ADC_CONVERSION_SPEED::HIGH_SPEED, VERY_HIGH_SPEED = HIGH_SPEED, ADC_CONVERSION_SPEED::ADACK_10, ADC_CONVERSION_SPEED::ADACK_20 } |
enum | ADC_SAMPLING_SPEED : uint8_t { ADC_SAMPLING_SPEED::VERY_LOW_SPEED, ADC_SAMPLING_SPEED::LOW_SPEED, ADC_SAMPLING_SPEED::LOW_MED_SPEED, ADC_SAMPLING_SPEED::MED_SPEED, ADC_SAMPLING_SPEED::MED_HIGH_SPEED, ADC_SAMPLING_SPEED::HIGH_SPEED, ADC_SAMPLING_SPEED::HIGH_VERY_HIGH_SPEED, ADC_SAMPLING_SPEED::VERY_HIGH_SPEED } |
Board-dependent settings.
|
strong |
ADC conversion speed. Common set of options to select the ADC clock speed F_ADCK, which depends on ADC_F_BUS, except for the ADACK_X_Y options that are independent. This selection affects the sampling speed too. Note: the F_ADCK speed is not equal to the conversion speed; any measurement takes several F_ADCK cycles to complete including the sampling and conversion steps.
Enumerator | |
---|---|
LOW_SPEED | is guaranteed to be the lowest possible speed within specs for all resolutions. |
MED_SPEED | is always >= LOW_SPEED and <= HIGH_SPEED. |
HIGH_SPEED | is guaranteed to be the highest possible speed within specs for resolutions |
ADACK_10 | 10 MHz asynchronous ADC clock (independent of the global clocks F_CPU or F_BUS) |
ADACK_20 | 20 MHz asynchronous ADC clock (independent of the global clocks F_CPU or F_BUS) |
|
strong |
|
strong |
Voltage reference for the ADC.
Enumerator | |
---|---|
REF_3V3 | 3.3 volts |
|
strong |
ADC sampling speed. It selects how many ADCK clock cycles to add.