visus
/
framework-arduinoteensy-cxx20
Seguir 1
Destacar 0
Fork 0
Código Incidencias 0 Pull Requests 0 Lanzamientos 0 Wiki Actividad
PlatformIO package of the Teensy core framework compatible with GCC 10 & C++20
No puede seleccionar más de 25 temas Los temas deben comenzar con una letra o número, pueden incluir guiones ('-') y pueden tener hasta 35 caracteres de largo.
5 Commits
1 Rama
Rama: main
Ramas Etiquetas
${ item.name }
Crear rama ${ searchTerm }
desde 'main'
${ noResults }
framework-arduinoteensy-cxx20/libraries/Tlc5940/tlc_config.h

176 líneas
6.2KB
Original Enlace permanente Blame Histórico 

  1. /*  Copyright (c) 2009 by Alex Leone <acleone ~AT~ gmail.com>

  2. 

  3.     This file is part of the Arduino TLC5940 Library.

  4. 

  5.     The Arduino TLC5940 Library is free software: you can redistribute it

  6.     and/or modify it under the terms of the GNU General Public License as

  7.     published by the Free Software Foundation, either version 3 of the

  8.     License, or (at your option) any later version.

  9. 

  10.     The Arduino TLC5940 Library is distributed in the hope that it will be

  11.     useful, but WITHOUT ANY WARRANTY; without even the implied warranty of

  12.     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

  13.     GNU General Public License for more details.

  14. 

  15.     You should have received a copy of the GNU General Public License

  16.     along with The Arduino TLC5940 Library.  If not, see

  17.     <http://www.gnu.org/licenses/>. */

  18. 

  19. #ifndef TLC_CONFIG_H

  20. #define TLC_CONFIG_H

  21. 

  22. #include <stdint.h>

  23. 

  24. /** \file

  25.     Configuration for the Arduino Tlc5940 library.  After making changes to

  26.     this file, delete Tlc5940.o in this folder so the changes are applied.

  27. 

  28.     A summary of all the options:

  29.     - Number of TLCs daisy-chained: NUM_TLCS (default 1)

  30.     - Enable/Disable VPRG functionality: VPRG_ENABLED (default 0)

  31.     - Enable/Disable XERR functionality: XERR_ENABLED (default 0)

  32.     - Should the library use bit-banging (any pins) or hardware SPI (faster):

  33.         DATA_TRANSFER_MODE (default TLC_SPI)

  34.     - Which pins to use for bit-banging: SIN_PIN, SIN_PORT, SIN_DDR and

  35.         SCLK_PIN, SCLK_PORT, SCLK_DDR

  36.     - The PWM period: TLC_PWM_PERIOD (be sure to change TLC_GSCLK_PERIOD

  37.         accordingly!)

  38. 

  39.     How to change the pin mapping:

  40.     - Arduino digital pin 0-7  = PORTD, PD0-7

  41.     - Arduino digital pin 8-13 = PORTB, PB0-5

  42.     - Arduino analog pin  0-5  = PORTC, PC0-5 */

  43. 

  44. /** Bit-bang using any two i/o pins */

  45. #define TLC_BITBANG        1

  46. /** Use the much faster hardware SPI module */

  47. #define TLC_SPI            2

  48. 

  49. /* ------------------------ START EDITING HERE ----------------------------- */

  50. 

  51. /** Number of TLCs daisy-chained.  To daisy-chain, attach the SOUT (TLC pin 17)

  52.     of the first TLC to the SIN (TLC pin 26) of the next.  The rest of the pins

  53.     are attached normally.

  54.     \note Each TLC needs it's own IREF resistor */

  55. #define NUM_TLCS    1

  56. 

  57. /** Determines how data should be transfered to the TLCs.  Bit-banging can use

  58.     any two i/o pins, but the hardware SPI is faster.

  59.     - Bit-Bang = TLC_BITBANG

  60.     - Hardware SPI = TLC_SPI (default) */

  61. #define DATA_TRANSFER_MODE    TLC_SPI

  62. 

  63. /* This include is down here because the files it includes needs the data

  64.    transfer mode */

  65. #include "pinouts/chip_includes.h"

  66. 

  67. /* Set DATA_TRANSFER_MODE to TLC_BITBANG and change the pins below if you need

  68.    to use different pins for sin and sclk.  The defaults are defined in

  69.    pinouts/ATmega_xx8.h for most Arduino's. */

  70. 

  71. #if DATA_TRANSFER_MODE == TLC_BITBANG

  72. /** SIN (TLC pin 26) */

  73. #define SIN_PIN        DEFAULT_BB_SIN_PIN

  74. #define SIN_PORT       DEFAULT_BB_SIN_PORT

  75. #define SIN_DDR        DEFAULT_BB_SIN_DDR

  76. /** SCLK (TLC pin 25) */

  77. #define SCLK_PIN       DEFAULT_BB_SCLK_PIN

  78. #define SCLK_PORT      DEFAULT_BB_SCLK_PORT

  79. #define SCLK_DDR       DEFAULT_BB_SCLK_DDR

  80. #endif

  81. 

  82. 

  83. /** If more than 16 TLCs are daisy-chained, the channel type has to be uint16_t.

  84.     Default is uint8_t, which supports up to 16 TLCs. */

  85. #define TLC_CHANNEL_TYPE    uint8_t

  86. 

  87. /** Determines how long each PWM period should be, in clocks.

  88.     \f$\displaystyle f_{PWM} = \frac{f_{osc}}{2 * TLC\_PWM\_PERIOD} Hz \f$

  89.     \f$\displaystyle TLC\_PWM\_PERIOD = \frac{f_{osc}}{2 * f_{PWM}} \f$

  90.     This is related to TLC_GSCLK_PERIOD:

  91.     \f$\displaystyle TLC\_PWM\_PERIOD =

  92.        \frac{(TLC\_GSCLK\_PERIOD + 1) * 4096}{2} \f$

  93.     \note The default of 8192 means the PWM frequency is 976.5625Hz */

  94. #define TLC_PWM_PERIOD    8192

  95. 

  96. /** Determines how long each period GSCLK is.

  97.     This is related to TLC_PWM_PERIOD:

  98.     \f$\displaystyle TLC\_GSCLK\_PERIOD =

  99.        \frac{2 * TLC\_PWM\_PERIOD}{4096} - 1 \f$

  100.     \note Default is 3 */

  101. #define TLC_GSCLK_PERIOD    3

  102. 

  103. /** Enables/disables VPRG (TLC pin 27) functionality.  If you need to set dot

  104.     correction data, this needs to be enabled.

  105.     - 0 VPRG is not connected.  <em>TLC pin 27 must be grounded!</em> (default)

  106.     - 1 VPRG is connected

  107.     \note VPRG to GND inputs grayscale data, VPRG to Vcc inputs dot-correction

  108.           data */

  109. #define VPRG_ENABLED    0

  110. 

  111. /** Enables/disables XERR (TLC pin 16) functionality to check for shorted/broken

  112.     LEDs

  113.     - 0 XERR is not connected (default)

  114.     - 1 XERR is connected

  115.     \note XERR is active low */

  116. #define XERR_ENABLED    0

  117. 

  118. /*  You can change the VPRG and XERR pins freely.  The defaults are defined in

  119.     the chip-specific pinouts:  see pinouts/ATmega_xx8.h for most Arduino's. */

  120. 

  121. #if     VPRG_ENABLED

  122. /** VPRG (TLC pin 27) */

  123. #define VPRG_PIN        DEFAULT_VPRG_PIN

  124. #define VPRG_PORT       DEFAULT_VPRG_PORT

  125. #define VPRG_DDR        DEFAULT_VPRG_DDR

  126. #endif

  127. 

  128. #if     XERR_ENABLED

  129. /** XERR (TLC pin 16) */

  130. #define XERR_PIN        DEFAULT_XERR_PIN

  131. #define XERR_PORT       DEFAULT_XERR_PORT

  132. #define XERR_DDR        DEFAULT_XERR_DDR

  133. #define XERR_PINS       DEFAULT_XERR_PINS

  134. #endif

  135. 

  136. /* ------------------------- STOP EDITING HERE ----------------------------- */

  137. 

  138. #if DATA_TRANSFER_MODE == TLC_SPI

  139. /** SIN (TLC pin 26) */

  140. #define SIN_PIN        TLC_MOSI_PIN

  141. #define SIN_PORT       TLC_MOSI_PORT

  142. #define SIN_DDR        TLC_MOSI_DDR

  143. /** SCLK (TLC pin 25) */

  144. #define SCLK_PIN       TLC_SCK_PIN

  145. #define SCLK_PORT      TLC_SCK_PORT

  146. #define SCLK_DDR       TLC_SCK_DDR

  147. #endif

  148. 

  149. 

  150. 

  151. #if !(DATA_TRANSFER_MODE == TLC_BITBANG \

  152.  || DATA_TRANSFER_MODE == TLC_SPI)

  153. #error "Invalid DATA_TRANSFER_MODE specified, see DATA_TRANSFER_MODE"

  154. #endif

  155. 

  156. /* Various Macros */

  157. 

  158. /** Arranges 2 grayscale values (0 - 4095) in the packed array format (3 bytes).

  159.     This is for array initializers only: the output is three comma seperated

  160.     8-bit values. */

  161. //#define GS_DUO(a, b)  ((a) >> 4), ((a) << 4) | ((b) >> 8), (b)

  162. #define GS_DUO(a, b)    (uint8_t)((a) >> 4), (uint8_t)((a) << 4) | (uint8_t)((b) >> 8), (uint8_t)(b)

  163. 

  164. 

  165. 

  166. #if VPRG_ENABLED

  167. /** Arranges 4 dot correction values (0 - 63) in the packed array format.

  168.     \see setDCtoProgmemArray */

  169. #define DC_QUARTET(a, b, c, d)   ((a) << 2) | ((b) >> 4), \

  170.                                  ((b) << 4) | ((c) >> 2), \

  171.                                  ((c) << 6) | (d)

  172. #endif

  173. 

  174. #endif