Вы не можете выбрать более 25 тем Темы должны начинаться с буквы или цифры, могут содержать дефисы(-) и должны содержать не более 35 символов.

5 лет назад
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210
  1. /* Audio Library for Teensy 3.X
  2. * Copyright (c) 2014, Paul Stoffregen, paul@pjrc.com
  3. *
  4. * Development of this audio library was funded by PJRC.COM, LLC by sales of
  5. * Teensy and Audio Adaptor boards. Please support PJRC's efforts to develop
  6. * open source software by purchasing Teensy or other PJRC products.
  7. *
  8. * Permission is hereby granted, free of charge, to any person obtaining a copy
  9. * of this software and associated documentation files (the "Software"), to deal
  10. * in the Software without restriction, including without limitation the rights
  11. * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  12. * copies of the Software, and to permit persons to whom the Software is
  13. * furnished to do so, subject to the following conditions:
  14. *
  15. * The above copyright notice, development funding notice, and this permission
  16. * notice shall be included in all copies or substantial portions of the Software.
  17. *
  18. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  19. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  20. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  21. * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  22. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  23. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  24. * THE SOFTWARE.
  25. */
  26. #if defined(__IMXRT1062__)
  27. #include <Arduino.h>
  28. #include "input_i2s2.h"
  29. #include "output_i2s2.h"
  30. static uint32_t i2s2_rx_buffer[AUDIO_BLOCK_SAMPLES];
  31. audio_block_t * AudioInputI2S2::block_left = NULL;
  32. audio_block_t * AudioInputI2S2::block_right = NULL;
  33. uint16_t AudioInputI2S2::block_offset = 0;
  34. bool AudioInputI2S2::update_responsibility = false;
  35. DMAChannel AudioInputI2S2::dma(false);
  36. void AudioInputI2S2::begin(void)
  37. {
  38. dma.begin(true); // Allocate the DMA channel first
  39. //block_left_1st = NULL;
  40. //block_right_1st = NULL;
  41. // TODO: should we set & clear the I2S_RCSR_SR bit here?
  42. AudioOutputI2S2::config_i2s();
  43. CORE_PIN5_CONFIG = 2; //EMC_08, 2=SAI2_RX_DATA, page 434
  44. IOMUXC_SAI2_RX_DATA0_SELECT_INPUT = 0; // 0=GPIO_EMC_08_ALT2, page 876
  45. dma.TCD->SADDR = (void *)((uint32_t)&I2S2_RDR0+2);
  46. dma.TCD->SOFF = 0;
  47. dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
  48. dma.TCD->NBYTES_MLNO = 2;
  49. dma.TCD->SLAST = 0;
  50. dma.TCD->DADDR = i2s2_rx_buffer;
  51. dma.TCD->DOFF = 2;
  52. dma.TCD->CITER_ELINKNO = sizeof(i2s2_rx_buffer) / 2;
  53. dma.TCD->DLASTSGA = -sizeof(i2s2_rx_buffer);
  54. dma.TCD->BITER_ELINKNO = sizeof(i2s2_rx_buffer) / 2;
  55. dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
  56. dma.triggerAtHardwareEvent(DMAMUX_SOURCE_SAI2_RX);
  57. dma.enable();
  58. I2S2_RCSR = I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR; // page 2099
  59. I2S2_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE; // page 2087
  60. update_responsibility = update_setup();
  61. dma.attachInterrupt(isr);
  62. }
  63. void AudioInputI2S2::isr(void)
  64. {
  65. uint32_t daddr, offset;
  66. const int16_t *src, *end;
  67. int16_t *dest_left, *dest_right;
  68. audio_block_t *left, *right;
  69. daddr = (uint32_t)(dma.TCD->DADDR);
  70. dma.clearInterrupt();
  71. if (daddr < (uint32_t)i2s2_rx_buffer + sizeof(i2s2_rx_buffer) / 2) {
  72. // DMA is receiving to the first half of the buffer
  73. // need to remove data from the second half
  74. src = (int16_t *)&i2s2_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
  75. end = (int16_t *)&i2s2_rx_buffer[AUDIO_BLOCK_SAMPLES];
  76. if (AudioInputI2S2::update_responsibility) AudioStream::update_all();
  77. } else {
  78. // DMA is receiving to the second half of the buffer
  79. // need to remove data from the first half
  80. src = (int16_t *)&i2s2_rx_buffer[0];
  81. end = (int16_t *)&i2s2_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
  82. }
  83. left = AudioInputI2S2::block_left;
  84. right = AudioInputI2S2::block_right;
  85. if (left != NULL && right != NULL) {
  86. offset = AudioInputI2S2::block_offset;
  87. if (offset <= AUDIO_BLOCK_SAMPLES/2) {
  88. dest_left = &(left->data[offset]);
  89. dest_right = &(right->data[offset]);
  90. AudioInputI2S2::block_offset = offset + AUDIO_BLOCK_SAMPLES/2;
  91. do {
  92. //Serial.println(*src);
  93. //n = *src++;
  94. //*dest_left++ = (int16_t)n;
  95. //*dest_right++ = (int16_t)(n >> 16);
  96. *dest_left++ = *src++;
  97. *dest_right++ = *src++;
  98. } while (src < end);
  99. }
  100. }
  101. }
  102. void AudioInputI2S2::update(void)
  103. {
  104. audio_block_t *new_left=NULL, *new_right=NULL, *out_left=NULL, *out_right=NULL;
  105. // allocate 2 new blocks, but if one fails, allocate neither
  106. new_left = allocate();
  107. if (new_left != NULL) {
  108. new_right = allocate();
  109. if (new_right == NULL) {
  110. release(new_left);
  111. new_left = NULL;
  112. }
  113. }
  114. __disable_irq();
  115. if (block_offset >= AUDIO_BLOCK_SAMPLES) {
  116. // the DMA filled 2 blocks, so grab them and get the
  117. // 2 new blocks to the DMA, as quickly as possible
  118. out_left = block_left;
  119. block_left = new_left;
  120. out_right = block_right;
  121. block_right = new_right;
  122. block_offset = 0;
  123. __enable_irq();
  124. // then transmit the DMA's former blocks
  125. transmit(out_left, 0);
  126. release(out_left);
  127. transmit(out_right, 1);
  128. release(out_right);
  129. //Serial.print(".");
  130. } else if (new_left != NULL) {
  131. // the DMA didn't fill blocks, but we allocated blocks
  132. if (block_left == NULL) {
  133. // the DMA doesn't have any blocks to fill, so
  134. // give it the ones we just allocated
  135. block_left = new_left;
  136. block_right = new_right;
  137. block_offset = 0;
  138. __enable_irq();
  139. } else {
  140. // the DMA already has blocks, doesn't need these
  141. __enable_irq();
  142. release(new_left);
  143. release(new_right);
  144. }
  145. } else {
  146. // The DMA didn't fill blocks, and we could not allocate
  147. // memory... the system is likely starving for memory!
  148. // Sadly, there's nothing we can do.
  149. __enable_irq();
  150. }
  151. }
  152. /******************************************************************/
  153. #if 0
  154. void AudioInputI2S2slave::begin(void)
  155. {
  156. dma.begin(true); // Allocate the DMA channel first
  157. //block_left_1st = NULL;
  158. //block_right_1st = NULL;
  159. AudioOutputI2S2slave::config_i2s();
  160. CORE_PIN33_CONFIG = 2; //2:RX_DATA0
  161. IOMUXC_SAI2_RX_DATA0_SELECT_INPUT = 0;
  162. dma.TCD->SADDR = (void *)((uint32_t)&I2S2_RDR0 + 2);
  163. dma.TCD->SOFF = 0;
  164. dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
  165. dma.TCD->NBYTES_MLNO = 2;
  166. dma.TCD->SLAST = 0;
  167. dma.TCD->DADDR = i2s2_rx_buffer;
  168. dma.TCD->DOFF = 2;
  169. dma.TCD->CITER_ELINKNO = sizeof(i2s2_rx_buffer) / 2;
  170. dma.TCD->DLASTSGA = -sizeof(i2s2_rx_buffer);
  171. dma.TCD->BITER_ELINKNO = sizeof(i2s2_rx_buffer) / 2;
  172. dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
  173. dma.triggerAtHardwareEvent(DMAMUX_SOURCE_SAI2_RX);
  174. update_responsibility = update_setup();
  175. dma.enable();
  176. I2S2_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR;
  177. I2S2_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE; // TX clock enable, because sync'd to TX
  178. dma.attachInterrupt(isr);
  179. }
  180. #endif
  181. #endif