|
|
|
|
|
|
|
|
// DIF2-1-0 = 011 ( 16 bit I2S compatible when BICK = 32fs) |
|
|
// DIF2-1-0 = 011 ( 16 bit I2S compatible when BICK = 32fs) |
|
|
|
|
|
|
|
|
#ifndef PIN_PDN |
|
|
#ifndef PIN_PDN |
|
|
#define PIN_PDN 0 |
|
|
|
|
|
|
|
|
#define PIN_PDN 1 |
|
|
#endif |
|
|
#endif |
|
|
// Power-Down & Reset Mode Pin |
|
|
// Power-Down & Reset Mode Pin |
|
|
// “L”: Power-down and Reset, “H”: Normal operation |
|
|
// “L”: Power-down and Reset, “H”: Normal operation |
|
|
|
|
|
|
|
|
// Chip Address 0 pin |
|
|
// Chip Address 0 pin |
|
|
// set to 'H' by default, configurable to 'L' via a jumper on bottom side of the board |
|
|
// set to 'H' by default, configurable to 'L' via a jumper on bottom side of the board |
|
|
|
|
|
|
|
|
#define AK4558_I2C_ADDR (0x0A + (AK4558_CAD1<<1) + AK4558_CAD0) |
|
|
|
|
|
|
|
|
#define AK4558_I2C_ADDR (0x10 + (AK4558_CAD1<<1) + AK4558_CAD0) |
|
|
// datasheet page 81: |
|
|
// datasheet page 81: |
|
|
// This address is 7 bits long followed by the eighth bit that is a data direction bit (R/W). |
|
|
// This address is 7 bits long followed by the eighth bit that is a data direction bit (R/W). |
|
|
// The most significant five bits of the slave address are fixed as “00100”. The next bits are |
|
|
// The most significant five bits of the slave address are fixed as “00100”. The next bits are |