Você não pode selecionar mais de 25 tópicos Os tópicos devem começar com uma letra ou um número, podem incluir traços ('-') e podem ter até 35 caracteres.

240 linhas
7.5KB

  1. /* Audio Library for Teensy 3.X
  2. * Copyright (c) 2014, Paul Stoffregen, paul@pjrc.com
  3. *
  4. * Development of this audio library was funded by PJRC.COM, LLC by sales of
  5. * Teensy and Audio Adaptor boards. Please support PJRC's efforts to develop
  6. * open source software by purchasing Teensy or other PJRC products.
  7. *
  8. * Permission is hereby granted, free of charge, to any person obtaining a copy
  9. * of this software and associated documentation files (the "Software"), to deal
  10. * in the Software without restriction, including without limitation the rights
  11. * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  12. * copies of the Software, and to permit persons to whom the Software is
  13. * furnished to do so, subject to the following conditions:
  14. *
  15. * The above copyright notice, development funding notice, and this permission
  16. * notice shall be included in all copies or substantial portions of the Software.
  17. *
  18. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  19. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  20. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  21. * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  22. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  23. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  24. * THE SOFTWARE.
  25. */
  26. #include <Arduino.h>
  27. #include "input_i2s.h"
  28. #include "output_i2s.h"
  29. static uint32_t i2s_rx_buffer[AUDIO_BLOCK_SAMPLES];
  30. audio_block_t * AudioInputI2S::block_left = NULL;
  31. audio_block_t * AudioInputI2S::block_right = NULL;
  32. uint16_t AudioInputI2S::block_offset = 0;
  33. bool AudioInputI2S::update_responsibility = false;
  34. DMAChannel AudioInputI2S::dma(false);
  35. void AudioInputI2S::begin(void)
  36. {
  37. dma.begin(true); // Allocate the DMA channel first
  38. //block_left_1st = NULL;
  39. //block_right_1st = NULL;
  40. // TODO: should we set & clear the I2S_RCSR_SR bit here?
  41. AudioOutputI2S::config_i2s();
  42. #if defined(KINETISK)
  43. CORE_PIN13_CONFIG = PORT_PCR_MUX(4); // pin 13, PTC5, I2S0_RXD0
  44. dma.TCD->SADDR = (void *)((uint32_t)&I2S0_RDR0 + 2);
  45. dma.TCD->SOFF = 0;
  46. dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
  47. dma.TCD->NBYTES_MLNO = 2;
  48. dma.TCD->SLAST = 0;
  49. dma.TCD->DADDR = i2s_rx_buffer;
  50. dma.TCD->DOFF = 2;
  51. dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
  52. dma.TCD->DLASTSGA = -sizeof(i2s_rx_buffer);
  53. dma.TCD->BITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
  54. dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
  55. dma.triggerAtHardwareEvent(DMAMUX_SOURCE_I2S0_RX);
  56. I2S0_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR;
  57. I2S0_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE; // TX clock enable, because sync'd to TX
  58. #elif defined(__IMXRT1052__) || defined(__IMXRT1062__)
  59. #if defined(__IMXRT1062__)
  60. CORE_PIN8_CONFIG = 3; //1:RX_DATA0
  61. #elif defined(__IMXRT1052__)
  62. CORE_PIN7_CONFIG = 3; //1:RX_DATA0
  63. #endif
  64. IOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 2;
  65. dma.TCD->SADDR = (void *)((uint32_t)&I2S1_RDR0+2);
  66. dma.TCD->SOFF = 0;
  67. dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
  68. dma.TCD->NBYTES_MLNO = 2;
  69. dma.TCD->SLAST = 0;
  70. dma.TCD->DADDR = i2s_rx_buffer;
  71. dma.TCD->DOFF = 2;
  72. dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
  73. dma.TCD->DLASTSGA = -sizeof(i2s_rx_buffer);
  74. dma.TCD->BITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
  75. dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
  76. dma.triggerAtHardwareEvent(DMAMUX_SOURCE_SAI1_RX);
  77. I2S1_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE;
  78. I2S1_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE;
  79. #endif
  80. update_responsibility = update_setup();
  81. dma.enable();
  82. dma.attachInterrupt(isr);
  83. //pinMode(13, OUTPUT);
  84. }
  85. void AudioInputI2S::isr(void)
  86. {
  87. uint32_t daddr, offset;
  88. const int16_t *src, *end;
  89. int16_t *dest_left, *dest_right;
  90. audio_block_t *left, *right;
  91. //digitalWriteFast(13, HIGH);
  92. #if defined(KINETISK) || defined(__IMXRT1052__) || defined(__IMXRT1062__)
  93. daddr = (uint32_t)(dma.TCD->DADDR);
  94. #endif
  95. dma.clearInterrupt();
  96. if (daddr < (uint32_t)i2s_rx_buffer + sizeof(i2s_rx_buffer) / 2) {
  97. // DMA is receiving to the first half of the buffer
  98. // need to remove data from the second half
  99. src = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
  100. end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES];
  101. if (AudioInputI2S::update_responsibility) AudioStream::update_all();
  102. } else {
  103. // DMA is receiving to the second half of the buffer
  104. // need to remove data from the first half
  105. src = (int16_t *)&i2s_rx_buffer[0];
  106. end = (int16_t *)&i2s_rx_buffer[AUDIO_BLOCK_SAMPLES/2];
  107. }
  108. left = AudioInputI2S::block_left;
  109. right = AudioInputI2S::block_right;
  110. if (left != NULL && right != NULL) {
  111. offset = AudioInputI2S::block_offset;
  112. if (offset <= AUDIO_BLOCK_SAMPLES/2) {
  113. dest_left = &(left->data[offset]);
  114. dest_right = &(right->data[offset]);
  115. AudioInputI2S::block_offset = offset + AUDIO_BLOCK_SAMPLES/2;
  116. do {
  117. //Serial.println(*src);
  118. //n = *src++;
  119. //*dest_left++ = (int16_t)n;
  120. //*dest_right++ = (int16_t)(n >> 16);
  121. *dest_left++ = *src++;
  122. *dest_right++ = *src++;
  123. } while (src < end);
  124. }
  125. }
  126. //digitalWriteFast(13, LOW);
  127. }
  128. void AudioInputI2S::update(void)
  129. {
  130. audio_block_t *new_left=NULL, *new_right=NULL, *out_left=NULL, *out_right=NULL;
  131. // allocate 2 new blocks, but if one fails, allocate neither
  132. new_left = allocate();
  133. if (new_left != NULL) {
  134. new_right = allocate();
  135. if (new_right == NULL) {
  136. release(new_left);
  137. new_left = NULL;
  138. }
  139. }
  140. __disable_irq();
  141. if (block_offset >= AUDIO_BLOCK_SAMPLES) {
  142. // the DMA filled 2 blocks, so grab them and get the
  143. // 2 new blocks to the DMA, as quickly as possible
  144. out_left = block_left;
  145. block_left = new_left;
  146. out_right = block_right;
  147. block_right = new_right;
  148. block_offset = 0;
  149. __enable_irq();
  150. // then transmit the DMA's former blocks
  151. transmit(out_left, 0);
  152. release(out_left);
  153. transmit(out_right, 1);
  154. release(out_right);
  155. //Serial.print(".");
  156. } else if (new_left != NULL) {
  157. // the DMA didn't fill blocks, but we allocated blocks
  158. if (block_left == NULL) {
  159. // the DMA doesn't have any blocks to fill, so
  160. // give it the ones we just allocated
  161. block_left = new_left;
  162. block_right = new_right;
  163. block_offset = 0;
  164. __enable_irq();
  165. } else {
  166. // the DMA already has blocks, doesn't need these
  167. __enable_irq();
  168. release(new_left);
  169. release(new_right);
  170. }
  171. } else {
  172. // The DMA didn't fill blocks, and we could not allocate
  173. // memory... the system is likely starving for memory!
  174. // Sadly, there's nothing we can do.
  175. __enable_irq();
  176. }
  177. }
  178. /******************************************************************/
  179. void AudioInputI2Sslave::begin(void)
  180. {
  181. dma.begin(true); // Allocate the DMA channel first
  182. //block_left_1st = NULL;
  183. //block_right_1st = NULL;
  184. AudioOutputI2Sslave::config_i2s();
  185. #if defined(KINETISK)
  186. CORE_PIN13_CONFIG = PORT_PCR_MUX(4); // pin 13, PTC5, I2S0_RXD0
  187. dma.TCD->SADDR = (void *)((uint32_t)&I2S0_RDR0 + 2);
  188. dma.TCD->SOFF = 0;
  189. dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(1) | DMA_TCD_ATTR_DSIZE(1);
  190. dma.TCD->NBYTES_MLNO = 2;
  191. dma.TCD->SLAST = 0;
  192. dma.TCD->DADDR = i2s_rx_buffer;
  193. dma.TCD->DOFF = 2;
  194. dma.TCD->CITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
  195. dma.TCD->DLASTSGA = -sizeof(i2s_rx_buffer);
  196. dma.TCD->BITER_ELINKNO = sizeof(i2s_rx_buffer) / 2;
  197. dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
  198. dma.triggerAtHardwareEvent(DMAMUX_SOURCE_I2S0_RX);
  199. update_responsibility = update_setup();
  200. dma.enable();
  201. I2S0_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE | I2S_RCSR_FRDE | I2S_RCSR_FR;
  202. I2S0_TCSR |= I2S_TCSR_TE | I2S_TCSR_BCE; // TX clock enable, because sync'd to TX
  203. dma.attachInterrupt(isr);
  204. #endif
  205. }