|
-
-
- #include <Arduino.h>
- #include "output_tdm.h"
- #include "memcpy_audio.h"
- #include "utility/imxrt_hw.h"
-
- audio_block_t * AudioOutputTDM::block_input[16] = {
- nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr,
- nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr, nullptr
- };
- bool AudioOutputTDM::update_responsibility = false;
- DMAChannel AudioOutputTDM::dma(false);
- DMAMEM __attribute__((aligned(32)))
- static uint32_t zeros[AUDIO_BLOCK_SAMPLES/2];
- DMAMEM __attribute__((aligned(32)))
- static uint32_t tdm_tx_buffer[AUDIO_BLOCK_SAMPLES*16];
-
-
- void AudioOutputTDM::begin(void)
- {
- dma.begin(true);
-
- for (int i=0; i < 16; i++) {
- block_input[i] = nullptr;
- }
- memset(zeros, 0, sizeof(zeros));
- memset(tdm_tx_buffer, 0, sizeof(tdm_tx_buffer));
-
-
- config_tdm();
- #if defined(KINETISK)
- CORE_PIN22_CONFIG = PORT_PCR_MUX(6);
-
- dma.TCD->SADDR = tdm_tx_buffer;
- dma.TCD->SOFF = 4;
- dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(2) | DMA_TCD_ATTR_DSIZE(2);
- dma.TCD->NBYTES_MLNO = 4;
- dma.TCD->SLAST = -sizeof(tdm_tx_buffer);
- dma.TCD->DADDR = &I2S0_TDR0;
- dma.TCD->DOFF = 0;
- dma.TCD->CITER_ELINKNO = sizeof(tdm_tx_buffer) / 4;
- dma.TCD->DLASTSGA = 0;
- dma.TCD->BITER_ELINKNO = sizeof(tdm_tx_buffer) / 4;
- dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
- dma.triggerAtHardwareEvent(DMAMUX_SOURCE_I2S0_TX);
-
- update_responsibility = update_setup();
- dma.enable();
-
- I2S0_TCSR = I2S_TCSR_SR;
- I2S0_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;
- #elif defined(__IMXRT1062__)
- CORE_PIN7_CONFIG = 3;
-
- dma.TCD->SADDR = tdm_tx_buffer;
- dma.TCD->SOFF = 4;
- dma.TCD->ATTR = DMA_TCD_ATTR_SSIZE(2) | DMA_TCD_ATTR_DSIZE(2);
- dma.TCD->NBYTES_MLNO = 4;
- dma.TCD->SLAST = -sizeof(tdm_tx_buffer);
- dma.TCD->DADDR = &I2S1_TDR0;
- dma.TCD->DOFF = 0;
- dma.TCD->CITER_ELINKNO = sizeof(tdm_tx_buffer) / 4;
- dma.TCD->DLASTSGA = 0;
- dma.TCD->BITER_ELINKNO = sizeof(tdm_tx_buffer) / 4;
- dma.TCD->CSR = DMA_TCD_CSR_INTHALF | DMA_TCD_CSR_INTMAJOR;
- dma.triggerAtHardwareEvent(DMAMUX_SOURCE_SAI1_TX);
-
- update_responsibility = update_setup();
- dma.enable();
-
- I2S1_RCSR |= I2S_RCSR_RE | I2S_RCSR_BCE;
- I2S1_TCSR = I2S_TCSR_TE | I2S_TCSR_BCE | I2S_TCSR_FRDE;
-
- #endif
- dma.attachInterrupt(isr);
- }
-
-
- static void memcpy_tdm_tx(uint32_t *dest, const uint32_t *src1, const uint32_t *src2)
- {
- uint32_t i, in1, in2, out1, out2;
-
- for (i=0; i < AUDIO_BLOCK_SAMPLES/4; i++) {
-
- in1 = *src1++;
- in2 = *src2++;
- out1 = (in1 << 16) | (in2 & 0xFFFF);
- out2 = (in1 & 0xFFFF0000) | (in2 >> 16);
- *dest = out1;
- *(dest + 8) = out2;
-
- in1 = *src1++;
- in2 = *src2++;
- out1 = (in1 << 16) | (in2 & 0xFFFF);
- out2 = (in1 & 0xFFFF0000) | (in2 >> 16);
- *(dest + 16)= out1;
- *(dest + 24) = out2;
-
- dest += 32;
- }
- }
-
- void AudioOutputTDM::isr(void)
- {
- uint32_t *dest;
- const uint32_t *src1, *src2;
- uint32_t i, saddr;
-
- #if defined(KINETISK) || defined(__IMXRT1062__)
- saddr = (uint32_t)(dma.TCD->SADDR);
- #endif
- dma.clearInterrupt();
- if (saddr < (uint32_t)tdm_tx_buffer + sizeof(tdm_tx_buffer) / 2) {
-
-
- dest = tdm_tx_buffer + AUDIO_BLOCK_SAMPLES*8;
- } else {
-
-
- dest = tdm_tx_buffer;
- }
- if (update_responsibility) AudioStream::update_all();
-
- #if IMXRT_CACHE_ENABLED >= 2
- uint32_t *dc = dest;
- #endif
-
- for (i=0; i < 16; i += 2) {
- src1 = block_input[i] ? (uint32_t *)(block_input[i]->data) : zeros;
- src2 = block_input[i+1] ? (uint32_t *)(block_input[i+1]->data) : zeros;
- memcpy_tdm_tx(dest, src1, src2);
- dest++;
- }
-
- #if IMXRT_CACHE_ENABLED >= 2
- arm_dcache_flush_delete(dc, sizeof(tdm_tx_buffer) / 2 );
- #endif
-
- for (i=0; i < 16; i++) {
- if (block_input[i]) {
- release(block_input[i]);
- block_input[i] = nullptr;
- }
- }
- }
-
-
- void AudioOutputTDM::update(void)
- {
- audio_block_t *prev[16];
- unsigned int i;
-
- __disable_irq();
- for (i=0; i < 16; i++) {
- prev[i] = block_input[i];
- block_input[i] = receiveReadOnly(i);
- }
- __enable_irq();
- for (i=0; i < 16; i++) {
- if (prev[i]) release(prev[i]);
- }
- }
-
- #if defined(KINETISK)
-
-
- #if F_CPU == 96000000 || F_CPU == 48000000 || F_CPU == 24000000
-
- #define MCLK_MULT 4
- #define MCLK_DIV 17
- #elif F_CPU == 72000000
- #define MCLK_MULT 16
- #define MCLK_DIV 51
- #elif F_CPU == 120000000
- #define MCLK_MULT 16
- #define MCLK_DIV 85
- #elif F_CPU == 144000000
- #define MCLK_MULT 8
- #define MCLK_DIV 51
- #elif F_CPU == 168000000
- #define MCLK_MULT 16
- #define MCLK_DIV 119
- #elif F_CPU == 180000000
- #define MCLK_MULT 32
- #define MCLK_DIV 255
- #define MCLK_SRC 0
- #elif F_CPU == 192000000
- #define MCLK_MULT 2
- #define MCLK_DIV 17
- #elif F_CPU == 216000000
- #define MCLK_MULT 12
- #define MCLK_DIV 17
- #define MCLK_SRC 1
- #elif F_CPU == 240000000
- #define MCLK_MULT 2
- #define MCLK_DIV 85
- #define MCLK_SRC 0
- #elif F_CPU == 256000000
- #define MCLK_MULT 12
- #define MCLK_DIV 17
- #define MCLK_SRC 1
- #else
- #error "This CPU Clock Speed is not supported by the Audio library";
- #endif
-
- #ifndef MCLK_SRC
- #if F_CPU >= 20000000
- #define MCLK_SRC 3
- #else
- #define MCLK_SRC 0
- #endif
- #endif
- #endif
-
- void AudioOutputTDM::config_tdm(void)
- {
- #if defined(KINETISK)
- SIM_SCGC6 |= SIM_SCGC6_I2S;
- SIM_SCGC7 |= SIM_SCGC7_DMA;
- SIM_SCGC6 |= SIM_SCGC6_DMAMUX;
-
-
- if (I2S0_TCSR & I2S_TCSR_TE) return;
- if (I2S0_RCSR & I2S_RCSR_RE) return;
-
-
- I2S0_MCR = I2S_MCR_MICS(MCLK_SRC) | I2S_MCR_MOE;
- while (I2S0_MCR & I2S_MCR_DUF) ;
- I2S0_MDR = I2S_MDR_FRACT((MCLK_MULT-1)) | I2S_MDR_DIVIDE((MCLK_DIV-1));
-
-
- I2S0_TMR = 0;
- I2S0_TCR1 = I2S_TCR1_TFW(4);
- I2S0_TCR2 = I2S_TCR2_SYNC(0) | I2S_TCR2_BCP | I2S_TCR2_MSEL(1)
- | I2S_TCR2_BCD | I2S_TCR2_DIV(0);
- I2S0_TCR3 = I2S_TCR3_TCE;
- I2S0_TCR4 = I2S_TCR4_FRSZ(7) | I2S_TCR4_SYWD(0) | I2S_TCR4_MF
- | I2S_TCR4_FSE | I2S_TCR4_FSD;
- I2S0_TCR5 = I2S_TCR5_WNW(31) | I2S_TCR5_W0W(31) | I2S_TCR5_FBT(31);
-
-
- I2S0_RMR = 0;
- I2S0_RCR1 = I2S_RCR1_RFW(4);
- I2S0_RCR2 = I2S_RCR2_SYNC(1) | I2S_TCR2_BCP | I2S_RCR2_MSEL(1)
- | I2S_RCR2_BCD | I2S_RCR2_DIV(0);
- I2S0_RCR3 = I2S_RCR3_RCE;
- I2S0_RCR4 = I2S_RCR4_FRSZ(7) | I2S_RCR4_SYWD(0) | I2S_RCR4_MF
- | I2S_RCR4_FSE | I2S_RCR4_FSD;
- I2S0_RCR5 = I2S_RCR5_WNW(31) | I2S_RCR5_W0W(31) | I2S_RCR5_FBT(31);
-
-
- CORE_PIN23_CONFIG = PORT_PCR_MUX(6);
- CORE_PIN9_CONFIG = PORT_PCR_MUX(6);
- CORE_PIN11_CONFIG = PORT_PCR_MUX(6);
-
- #elif defined(__IMXRT1062__)
- CCM_CCGR5 |= CCM_CCGR5_SAI1(CCM_CCGR_ON);
-
-
- if (I2S1_TCSR & I2S_TCSR_TE) return;
- if (I2S1_RCSR & I2S_RCSR_RE) return;
-
- int fs = AUDIO_SAMPLE_RATE_EXACT;
-
- int n1 = 4;
- int n2 = 1 + (24000000 * 27) / (fs * 256 * n1);
-
- double C = ((double)fs * 256 * n1 * n2) / 24000000;
- int c0 = C;
- int c2 = 10000;
- int c1 = C * c2 - (c0 * c2);
- set_audioClock(c0, c1, c2);
-
- CCM_CSCMR1 = (CCM_CSCMR1 & ~(CCM_CSCMR1_SAI1_CLK_SEL_MASK))
- | CCM_CSCMR1_SAI1_CLK_SEL(2);
-
- n1 = n1 / 2;
-
- CCM_CS1CDR = (CCM_CS1CDR & ~(CCM_CS1CDR_SAI1_CLK_PRED_MASK | CCM_CS1CDR_SAI1_CLK_PODF_MASK))
- | CCM_CS1CDR_SAI1_CLK_PRED(n1-1)
- | CCM_CS1CDR_SAI1_CLK_PODF(n2-1);
-
- IOMUXC_GPR_GPR1 = (IOMUXC_GPR_GPR1 & ~(IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK))
- | (IOMUXC_GPR_GPR1_SAI1_MCLK_DIR | IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(0));
-
-
- int rsync = 0;
- int tsync = 1;
-
- I2S1_TMR = 0;
- I2S1_TCR1 = I2S_TCR1_RFW(4);
- I2S1_TCR2 = I2S_TCR2_SYNC(tsync) | I2S_TCR2_BCP | I2S_TCR2_MSEL(1)
- | I2S_TCR2_BCD | I2S_TCR2_DIV(0);
- I2S1_TCR3 = I2S_TCR3_TCE;
- I2S1_TCR4 = I2S_TCR4_FRSZ(7) | I2S_TCR4_SYWD(0) | I2S_TCR4_MF
- | I2S_TCR4_FSE | I2S_TCR4_FSD;
- I2S1_TCR5 = I2S_TCR5_WNW(31) | I2S_TCR5_W0W(31) | I2S_TCR5_FBT(31);
-
- I2S1_RMR = 0;
- I2S1_RCR1 = I2S_RCR1_RFW(4);
- I2S1_RCR2 = I2S_RCR2_SYNC(rsync) | I2S_TCR2_BCP | I2S_RCR2_MSEL(1)
- | I2S_RCR2_BCD | I2S_RCR2_DIV(0);
- I2S1_RCR3 = I2S_RCR3_RCE;
- I2S1_RCR4 = I2S_RCR4_FRSZ(7) | I2S_RCR4_SYWD(0) | I2S_RCR4_MF
- | I2S_RCR4_FSE | I2S_RCR4_FSD;
- I2S1_RCR5 = I2S_RCR5_WNW(31) | I2S_RCR5_W0W(31) | I2S_RCR5_FBT(31);
-
- CORE_PIN23_CONFIG = 3;
- CORE_PIN21_CONFIG = 3;
- CORE_PIN20_CONFIG = 3;
- #endif
- }
|