|
|
|
|
|
|
|
|
#define SNVS_LPLR (IMXRT_SNVS.offset034) |
|
|
#define SNVS_LPLR (IMXRT_SNVS.offset034) |
|
|
#define SNVS_LPCR (IMXRT_SNVS.offset038) |
|
|
#define SNVS_LPCR (IMXRT_SNVS.offset038) |
|
|
#define SNVS_LPSR (IMXRT_SNVS.offset04C) |
|
|
#define SNVS_LPSR (IMXRT_SNVS.offset04C) |
|
|
|
|
|
#define SNVS_LPSRTCMR (IMXRT_SNVS.offset050) |
|
|
|
|
|
#define SNVS_LPSRTCLR (IMXRT_SNVS.offset054) |
|
|
|
|
|
#define SNVS_LPTAR (IMXRT_SNVS.offset058) |
|
|
#define SNVS_LPSMCMR (IMXRT_SNVS.offset05C) |
|
|
#define SNVS_LPSMCMR (IMXRT_SNVS.offset05C) |
|
|
#define SNVS_LPSMCLR (IMXRT_SNVS.offset060) |
|
|
#define SNVS_LPSMCLR (IMXRT_SNVS.offset060) |
|
|
#define SNVS_LPGPR (IMXRT_SNVS.offset068) |
|
|
#define SNVS_LPGPR (IMXRT_SNVS.offset068) |
|
|
#define IMXRT_SNVS_b (*(IMXRT_REGISTER32_t *)0x400D4800) |
|
|
#define IMXRT_SNVS_b (*(IMXRT_REGISTER32_t *)0x400D4800) |
|
|
#define SNVS_HPVIDR1 (IMXRT_SNVS_b.offset3F8) |
|
|
#define SNVS_HPVIDR1 (IMXRT_SNVS_b.offset3F8) |
|
|
#define SNVS_HPVIDR2 (IMXRT_SNVS_b.offset3FC) |
|
|
#define SNVS_HPVIDR2 (IMXRT_SNVS_b.offset3FC) |
|
|
|
|
|
#define SNVS_DEFAULT_PGD_VALUE (0x41736166U) |
|
|
|
|
|
#define SNVS_LPSR_PGD_MASK (0x8) |
|
|
|
|
|
#define SNVS_LPCR_SRTC_ENV_MASK (0x1) |
|
|
|
|
|
#define SNVS_LPCR_SRTC_ENV(x) (((uint32_t)(((uint32_t)(x)) << 0)) & 0x1) |
|
|
|
|
|
#define SNVS_LPCR_LPTA_EN_MASK (0x2) |
|
|
|
|
|
#define SNVS_LPCR_LPTA_EN(x) (((uint32_t)(((uint32_t)(x)) << 1)) & 0x2) |
|
|
|
|
|
#define SNVS_LPCR_MC_ENV_MASK (0x4) |
|
|
|
|
|
#define SNVS_LPCR_MC_ENV(x) (((uint32_t)(((uint32_t)(x)) << 2)) & 0x4) |
|
|
|
|
|
#define SNVS_LPCR_LPWUI_EN_MASK (0x8) |
|
|
|
|
|
#define SNVS_LPCR_LPWUI_EN(x) (((uint32_t)(((uint32_t)(x)) << 3)) & 0x8) |
|
|
|
|
|
#define SNVS_LPCR_SRTC_INV_EN_MASK (0x10) |
|
|
|
|
|
#define SNVS_LPCR_SRTC_INV_EN(x) (((uint32_t)(((uint32_t)(x)) << 4)) & 0x10) |
|
|
|
|
|
#define SNVS_LPCR_DP_EN_MASK (0x20) |
|
|
|
|
|
#define SNVS_LPCR_DP_EN(x) (((uint32_t)(((uint32_t)(x)) << 5)) & 0x20) |
|
|
|
|
|
#define SNVS_LPCR_TOP_MASK (0x40) |
|
|
|
|
|
#define SNVS_LPCR_TOP(x) (((uint32_t)(((uint32_t)(x)) << 6)) & 0x40) |
|
|
|
|
|
#define SNVS_LPCR_PWR_GLITCH_EN_MASK (0x80) |
|
|
|
|
|
#define SNVS_LPCR_PWR_GLITCH_EN(x) (((uint32_t)(((uint32_t)(x)) << 7)) & 0x80) |
|
|
|
|
|
#define SNVS_LPCR_LPCALB_EN_MASK (0x100) |
|
|
|
|
|
#define SNVS_LPCR_LPCALB_EN(x) (((uint32_t)(((uint32_t)(x)) << 8)) & 0x100) |
|
|
|
|
|
#define SNVS_LPCR_LPCALB_VAL_MASK (0x7C00) |
|
|
|
|
|
#define SNVS_LPCR_LPCALB_VAL(x) (((uint32_t)(((uint32_t)(x)) << 10)) & 0x7C00) |
|
|
|
|
|
#define SNVS_LPCR_BTN_PRESS_TIME_MASK (0x30000) |
|
|
|
|
|
#define SNVS_LPCR_BTN_PRESS_TIME(x) (((uint32_t)(((uint32_t)(x)) << 16)) & 0x30000) |
|
|
|
|
|
#define SNVS_LPCR_DEBOUNCE_MASK (0xC0000) |
|
|
|
|
|
#define SNVS_LPCR_DEBOUNCE(x) (((uint32_t)(((uint32_t)(x)) << 18)) & 0xC0000) |
|
|
|
|
|
#define SNVS_LPCR_ON_TIME_MASK (0x300000) |
|
|
|
|
|
#define SNVS_LPCR_ON_TIME(x) (((uint32_t)(((uint32_t)(x)) << 20)) & 0x300000) |
|
|
|
|
|
#define SNVS_LPCR_PK_EN_MASK (0x400000) |
|
|
|
|
|
#define SNVS_LPCR_PK_EN(x) (((uint32_t)(((uint32_t)(x)) << 22)) & 0x400000) |
|
|
|
|
|
#define SNVS_LPCR_PK_OVERRIDE_MASK (0x800000) |
|
|
|
|
|
#define SNVS_LPCR_PK_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << 23)) & 0x800000) |
|
|
|
|
|
#define SNVS_LPCR_GPR_Z_DIS_MASK (0x1000000) |
|
|
|
|
|
#define SNVS_LPCR_GPR_Z_DIS(x) (((uint32_t)(((uint32_t)(x)) << 24)) & 0x1000000) |
|
|
|
|
|
#define SNVS_LPSR_LPTA (0x1) |
|
|
|
|
|
|
|
|
// 51.5: page 2938 |
|
|
// 51.5: page 2938 |
|
|
#define IMXRT_SPDIF (*(IMXRT_REGISTER32_t *)0x40380000) |
|
|
#define IMXRT_SPDIF (*(IMXRT_REGISTER32_t *)0x40380000) |