Browse Source

(MKL26Z64) update for F_PLL <= 16MHz

teensy4-core
duff2013 10 years ago
parent
commit
da2ab7723c
1 changed files with 7 additions and 2 deletions
  1. +7
    -2
      teensy3/mk20dx128.c

+ 7
- 2
teensy3/mk20dx128.c View File

// C6[PLLS] bit is written to 0 // C6[PLLS] bit is written to 0
// C2[LP] bit is written to 1 // C2[LP] bit is written to 1
#else #else
// enable capacitors for crystal
OSC0_CR = OSC_SC8P | OSC_SC2P | OSC_ERCLKEN;
#if defined(KINETISK)
// enable capacitors for crystal
OSC0_CR = OSC_SC8P | OSC_SC2P;
#elif defined(KINETISL)
// enable capacitors for crystal
OSC0_CR = OSC_SC8P | OSC_SC2P | OSC_ERCLKEN;
#endif
// enable osc, 8-32 MHz range, low power mode // enable osc, 8-32 MHz range, low power mode
MCG_C2 = MCG_C2_RANGE0(2) | MCG_C2_EREFS; MCG_C2 = MCG_C2_RANGE0(2) | MCG_C2_EREFS;
// switch to crystal as clock source, FLL input = 16 MHz / 512 // switch to crystal as clock source, FLL input = 16 MHz / 512

Loading…
Cancel
Save