visus
/
teensy-core-4.1
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
120 Commits
2 Branches
Tree: 27f1750ab3
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '27f1750ab3'
${ noResults }
Commit Graph

5 Commits (27f1750ab3982e748f27abef053cdd0a575a289d)

Author SHA1 Message Date
  PaulStoffregen 663e4fddec Add support for 2, 4, 8, 16MHz (Duff) 10 years ago
  PaulStoffregen 7bee55654c Support more CPU and bus frequencies 10 years ago
  Frank Bösing fdcaeb932e Stripped to 144MHz only for Paul 10 years ago
  Frank Bösing bbd726f690 Update to 168MHz, 42 MHZ Bus, 28MHz Flash 10 years ago
  Frank Bösing 856a79b321 Modified for additional 120MHz Core-Clock 10 years ago
  PaulStoffregen a781e92f77 Fix analogRead(39) (Vref) on Teensy 3.1 11 years ago
  PaulStoffregen 729c211500 Support for Teensy 3.1 11 years ago
  PaulStoffregen 5cecdee933 Initial commit, version 1.17-rc1 11 years ago