visus
/
teensy-core-4.1
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
825 Commits
2 Branches
Tree: 38d7836125
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '38d7836125'
${ noResults }
Commit Graph

69 Commits (38d7836125d115199a20e4839af762a07ff4b50c)

Author SHA1 Message Date
  PaulStoffregen 6db7bb2073 Default abort() function - needed for Pozyx library 7 years ago
  PaulStoffregen 2d7cf7acdd Fix systick when yield overridden 7 years ago
  PaulStoffregen a587b3dd1e MillisTimer - initial commit 7 years ago
  PaulStoffregen 1de7c7993d clean up clang case 7 years ago
  PaulStoffregen 24a7e39a8d Avoid startup section overflow with pure-core or no optimize compile 7 years ago
  PaulStoffregen 7099935c0e Update open source license info 7 years ago
  Frank c36325198d Fix some Warnings 7 years ago
  Tilo Nitzsche 91190e6cf4 Revert "Fix malloc corrupting the stack. Added new function reserve_stack() to adjust the amount of memory reserved for the stack." 7 years ago
  PaulStoffregen 7f1f852b10 Disallow malloc memory too close to stack pointer 7 years ago
  Tilo Nitzsche c5bdda910b Fix malloc corrupting the stack. Added new function reserve_stack() to adjust the amount of memory reserved for the stack. 7 years ago
  Frank 5ec35efdac fix warning (-wmisleading indentation) (GCC6) 8 years ago
  PaulStoffregen c117b46778 Never inline _init_Teensyduino_internal_ 8 years ago
  PaulStoffregen 809482c72e Only implement HSRUN changes when F_CPU > 120 MHz 8 years ago
  PaulStoffregen 1bdf4faa90 Add HSRUN functions 8 years ago
  PaulStoffregen b03b27ece5 Support PWM on pins 16 & 17 on Teensy 3.6 8 years ago
  PaulStoffregen 50c805926f Improve flash security documentation 8 years ago
  PaulStoffregen aeff63583d Document flash security locking technique 8 years ago
  duff2013 87274341bd Set FlexBus Clock Divider to correct value for 16, 8, 4 MHz 8 years ago
  PaulStoffregen d79723c252 Easier F_BUS overclocking 8 years ago
  PaulStoffregen 7a2c0037b8 Use IRC48M clock for USB when F_CPU is 180 or 216 MHz 8 years ago
  Frank 27f9bd8f0f Frix for crash @ 48 & 24MHz 8 years ago
  PaulStoffregen 6040145aac More K66 overclocking options 8 years ago
  PaulStoffregen 04bc4d27a5 Remove unused testing code 8 years ago
  PaulStoffregen c364608480 Even more defs 9 years ago
  PaulStoffregen e0dd146824 More defs 9 years ago
  PaulStoffregen d54debdb91 Add more register defs & PLL config 9 years ago
  Joe Hermaszewski cd59946847 Do not put ResetHandler in .startup with clang 9 years ago
  PaulStoffregen 7dd78d023a Reduce flash clock in 168 MHz overclock mode 9 years ago
  PaulStoffregen 05fa587cc4 Add more register defs 9 years ago
  PaulStoffregen 1e49af2dd2 Add register definitions 9 years ago
  PaulStoffregen 66b28afda0 Fix initial delay bug on Teensy-LC 9 years ago
  PaulStoffregen a8818e0058 Default Systick to priority 32 (don't hog highest priority) 9 years ago
  PaulStoffregen a4c169915e Improve automatic RTC set 9 years ago
  duff2013 c2ef5b6481 fix for flash & bus clocks at F_CPU <= 16MHz 9 years ago
  duff2013 0e5922acfb fix for flash & bus clock divider 9 years ago
  duff2013 da2ab7723c (MKL26Z64) update for F_PLL <= 16MHz 10 years ago
  duff2013 1fa14faf08 (MKL26Z64) update for F_PLL <= 16MHz 10 years ago
  duff2013 06f4defa2d (MKL26Z64) update for F_PLL <= 16MHz 10 years ago
  PaulStoffregen 86e6235e91 Add EEPROM emulation on Teensy-LC 10 years ago
  PaulStoffregen 9b8d74c089 Initial support for Teensy-LC 10 years ago
  PaulStoffregen 479bde6866 Use enum for IRQ numbers, rename mk20dx128.h to kinetis.h 10 years ago
  PaulStoffregen 7402581745 Actually use RAM vector table! 10 years ago
  PaulStoffregen e8a02961b0 Use RAM-based interrupt vector table 10 years ago
  PaulStoffregen 1911dc7811 Minor comment cleanup 10 years ago
  PaulStoffregen 955b61fd15 Fix unused variable warning with speed > 2 MHz 10 years ago
  duff2013 487482612a SMC_PMPROT visible in all _F_CPU, remove stop mode 10 years ago
  PaulStoffregen c03d41b2f7 Fix (at least partially) 2 MHz mode 10 years ago
  duff2013 f6bee62be8 fixes for 2, 4MHz 10 years ago
  PaulStoffregen 4e2926f06a Reorganize clock startup sequence 10 years ago
  PaulStoffregen 663e4fddec Add support for 2, 4, 8, 16MHz (Duff) 10 years ago