visus
/
teensy-core-4.1
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
416 Commits
2 Branches
Tree: e7084a9906
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'e7084a9906'
${ noResults }
Commit Graph

32 Commits (e7084a99063cc082329b1077135b5c0cb452dadf)

Author SHA1 Message Date
  PaulStoffregen 530bfe5f83 backwards compatibility for mk20dx128.h 10 years ago
  PaulStoffregen 479bde6866 Use enum for IRQ numbers, rename mk20dx128.h to kinetis.h 10 years ago
  PaulStoffregen 2e2ce610c3 DMAChannel stuff (work in progess - scatter/gather) 10 years ago
  PaulStoffregen 8c7df73ac0 DMAChannel stuff (even work in progress) 10 years ago
  PaulStoffregen 9c8d86bba4 Add missing FTM bit field definitions 10 years ago
  PaulStoffregen e77cb9bac4 Use parens around more macros in mk20dx128.h 10 years ago
  PaulStoffregen 971874a505 Use parens around macros in mk20dx128.h 10 years ago
  PaulStoffregen e8a02961b0 Use RAM-based interrupt vector table 10 years ago
  PaulStoffregen 917c10a8a4 Add FTM channel bit definitions 10 years ago
  PaulStoffregen 2b1f6142ca Add LPTMR definitions 10 years ago
  PaulStoffregen 4e2926f06a Reorganize clock startup sequence 10 years ago
  PaulStoffregen 663e4fddec Add support for 2, 4, 8, 16MHz (Duff) 10 years ago
  PaulStoffregen af96d7af1e Add DMA channel priority register definitions 10 years ago
  PaulStoffregen 2b07457405 When overclocking the CPU 133%, overclock flash by 40% too 10 years ago
  PaulStoffregen d783be33c1 Clean up trailing whitespace 10 years ago
  Filipe Cabecinhas adfcbea61c Use the proper way to refer to gcc's asm extension so we can compile this in C standard mode. 10 years ago
  PaulStoffregen 351efa83c4 Add support for more clocks: 72, 120, & 168 MHz 10 years ago
  PaulStoffregen 486b200f22 Add missing DMA channel bits 10 years ago
  PaulStoffregen 979e5197fe Add VREF register bit definitions 10 years ago
  Frank Bösing 6942a12ff4 Stripped to overclock add. 144MHz only for Paul 10 years ago
  Frank Bösing bbd726f690 Update to 168MHz, 42 MHZ Bus, 28MHz Flash 10 years ago
  Frank Bösing 856a79b321 Modified for additional 120MHz Core-Clock 10 years ago
  PaulStoffregen 8b69691619 Add extra defs for I2S port on Teensy 3.1 11 years ago
  PaulStoffregen 5861f1b7f6 Add I2C defs for 2nd I2C port on Teensy 3.1 11 years ago
  PaulStoffregen eac28569be Add programmable gain amplifier register defs 11 years ago
  PaulStoffregen 655aa7d1bc Add DMA channels 4-15 definitions 11 years ago
  PaulStoffregen 842a096ced Add register definitions for Teensy 3.1 11 years ago
  PaulStoffregen 729c211500 Support for Teensy 3.1 11 years ago
  PaulStoffregen 4647e9e0c1 SPIFIFO support for any CS pins 11 years ago
  PaulStoffregen 7ba1cbccc6 Add NVIC priority handling in Serial2 & Serial3 11 years ago
  PaulStoffregen a9c632ed6d Add SPI_RSER bit definitions 11 years ago
  PaulStoffregen 5cecdee933 Initial commit, version 1.17-rc1 11 years ago