Teensy 4.1 core updated for C++20
Nie możesz wybrać więcej, niż 25 tematów Tematy muszą się zaczynać od litery lub cyfry, mogą zawierać myślniki ('-') i mogą mieć do 35 znaków.

818 lines
23KB

  1. /* Teensyduino Core Library
  2. * http://www.pjrc.com/teensy/
  3. * Copyright (c) 2013 PJRC.COM, LLC.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining
  6. * a copy of this software and associated documentation files (the
  7. * "Software"), to deal in the Software without restriction, including
  8. * without limitation the rights to use, copy, modify, merge, publish,
  9. * distribute, sublicense, and/or sell copies of the Software, and to
  10. * permit persons to whom the Software is furnished to do so, subject to
  11. * the following conditions:
  12. *
  13. * 1. The above copyright notice and this permission notice shall be
  14. * included in all copies or substantial portions of the Software.
  15. *
  16. * 2. If the Software is incorporated into a build system that allows
  17. * selection among a list of target devices, then similar target
  18. * devices manufactured by PJRC.COM must be included in the list of
  19. * target devices and selectable in the same manner.
  20. *
  21. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  22. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  23. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  24. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  25. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  26. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  27. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  28. * SOFTWARE.
  29. */
  30. #include "core_pins.h"
  31. #include "pins_arduino.h"
  32. #include "HardwareSerial.h"
  33. #if 0
  34. // moved to pins_arduino.h
  35. struct digital_pin_bitband_and_config_table_struct {
  36. volatile uint32_t *reg;
  37. volatile uint32_t *config;
  38. };
  39. const struct digital_pin_bitband_and_config_table_struct digital_pin_to_info_PGM[];
  40. // compatibility macros
  41. #define digitalPinToPort(pin) (pin)
  42. #define digitalPinToBitMask(pin) (1)
  43. #define portOutputRegister(pin) ((volatile uint8_t *)(digital_pin_to_info_PGM[(pin)].reg + 0))
  44. #define portSetRegister(pin) ((volatile uint8_t *)(digital_pin_to_info_PGM[(pin)].reg + 32))
  45. #define portClearRegister(pin) ((volatile uint8_t *)(digital_pin_to_info_PGM[(pin)].reg + 64))
  46. #define portToggleRegister(pin) ((volatile uint8_t *)(digital_pin_to_info_PGM[(pin)].reg + 96))
  47. #define portInputRegister(pin) ((volatile uint8_t *)(digital_pin_to_info_PGM[(pin)].reg + 128))
  48. #define portModeRegister(pin) ((volatile uint8_t *)(digital_pin_to_info_PGM[(pin)].reg + 160))
  49. #define portConfigRegister(pin) ((volatile uint32_t *)(digital_pin_to_info_PGM[(pin)].config))
  50. #endif
  51. //#define digitalPinToTimer(P) ( pgm_read_byte( digital_pin_to_timer_PGM + (P) ) )
  52. //#define analogInPinToBit(P) (P)
  53. #define GPIO_BITBAND_ADDR(reg, bit) (((uint32_t)&(reg) - 0x40000000) * 32 + (bit) * 4 + 0x42000000)
  54. #define GPIO_BITBAND_PTR(reg, bit) ((uint32_t *)GPIO_BITBAND_ADDR((reg), (bit)))
  55. //#define GPIO_SET_BIT(reg, bit) (*GPIO_BITBAND_PTR((reg), (bit)) = 1)
  56. //#define GPIO_CLR_BIT(reg, bit) (*GPIO_BITBAND_PTR((reg), (bit)) = 0)
  57. const struct digital_pin_bitband_and_config_table_struct digital_pin_to_info_PGM[] = {
  58. {GPIO_BITBAND_PTR(CORE_PIN0_PORTREG, CORE_PIN0_BIT), &CORE_PIN0_CONFIG},
  59. {GPIO_BITBAND_PTR(CORE_PIN1_PORTREG, CORE_PIN1_BIT), &CORE_PIN1_CONFIG},
  60. {GPIO_BITBAND_PTR(CORE_PIN2_PORTREG, CORE_PIN2_BIT), &CORE_PIN2_CONFIG},
  61. {GPIO_BITBAND_PTR(CORE_PIN3_PORTREG, CORE_PIN3_BIT), &CORE_PIN3_CONFIG},
  62. {GPIO_BITBAND_PTR(CORE_PIN4_PORTREG, CORE_PIN4_BIT), &CORE_PIN4_CONFIG},
  63. {GPIO_BITBAND_PTR(CORE_PIN5_PORTREG, CORE_PIN5_BIT), &CORE_PIN5_CONFIG},
  64. {GPIO_BITBAND_PTR(CORE_PIN6_PORTREG, CORE_PIN6_BIT), &CORE_PIN6_CONFIG},
  65. {GPIO_BITBAND_PTR(CORE_PIN7_PORTREG, CORE_PIN7_BIT), &CORE_PIN7_CONFIG},
  66. {GPIO_BITBAND_PTR(CORE_PIN8_PORTREG, CORE_PIN8_BIT), &CORE_PIN8_CONFIG},
  67. {GPIO_BITBAND_PTR(CORE_PIN9_PORTREG, CORE_PIN9_BIT), &CORE_PIN9_CONFIG},
  68. {GPIO_BITBAND_PTR(CORE_PIN10_PORTREG, CORE_PIN10_BIT), &CORE_PIN10_CONFIG},
  69. {GPIO_BITBAND_PTR(CORE_PIN11_PORTREG, CORE_PIN11_BIT), &CORE_PIN11_CONFIG},
  70. {GPIO_BITBAND_PTR(CORE_PIN12_PORTREG, CORE_PIN12_BIT), &CORE_PIN12_CONFIG},
  71. {GPIO_BITBAND_PTR(CORE_PIN13_PORTREG, CORE_PIN13_BIT), &CORE_PIN13_CONFIG},
  72. {GPIO_BITBAND_PTR(CORE_PIN14_PORTREG, CORE_PIN14_BIT), &CORE_PIN14_CONFIG},
  73. {GPIO_BITBAND_PTR(CORE_PIN15_PORTREG, CORE_PIN15_BIT), &CORE_PIN15_CONFIG},
  74. {GPIO_BITBAND_PTR(CORE_PIN16_PORTREG, CORE_PIN16_BIT), &CORE_PIN16_CONFIG},
  75. {GPIO_BITBAND_PTR(CORE_PIN17_PORTREG, CORE_PIN17_BIT), &CORE_PIN17_CONFIG},
  76. {GPIO_BITBAND_PTR(CORE_PIN18_PORTREG, CORE_PIN18_BIT), &CORE_PIN18_CONFIG},
  77. {GPIO_BITBAND_PTR(CORE_PIN19_PORTREG, CORE_PIN19_BIT), &CORE_PIN19_CONFIG},
  78. {GPIO_BITBAND_PTR(CORE_PIN20_PORTREG, CORE_PIN20_BIT), &CORE_PIN20_CONFIG},
  79. {GPIO_BITBAND_PTR(CORE_PIN21_PORTREG, CORE_PIN21_BIT), &CORE_PIN21_CONFIG},
  80. {GPIO_BITBAND_PTR(CORE_PIN22_PORTREG, CORE_PIN22_BIT), &CORE_PIN22_CONFIG},
  81. {GPIO_BITBAND_PTR(CORE_PIN23_PORTREG, CORE_PIN23_BIT), &CORE_PIN23_CONFIG},
  82. {GPIO_BITBAND_PTR(CORE_PIN24_PORTREG, CORE_PIN24_BIT), &CORE_PIN24_CONFIG},
  83. {GPIO_BITBAND_PTR(CORE_PIN25_PORTREG, CORE_PIN25_BIT), &CORE_PIN25_CONFIG},
  84. {GPIO_BITBAND_PTR(CORE_PIN26_PORTREG, CORE_PIN26_BIT), &CORE_PIN26_CONFIG},
  85. {GPIO_BITBAND_PTR(CORE_PIN27_PORTREG, CORE_PIN27_BIT), &CORE_PIN27_CONFIG},
  86. {GPIO_BITBAND_PTR(CORE_PIN28_PORTREG, CORE_PIN28_BIT), &CORE_PIN28_CONFIG},
  87. {GPIO_BITBAND_PTR(CORE_PIN29_PORTREG, CORE_PIN29_BIT), &CORE_PIN29_CONFIG},
  88. {GPIO_BITBAND_PTR(CORE_PIN30_PORTREG, CORE_PIN30_BIT), &CORE_PIN30_CONFIG},
  89. {GPIO_BITBAND_PTR(CORE_PIN31_PORTREG, CORE_PIN31_BIT), &CORE_PIN31_CONFIG},
  90. {GPIO_BITBAND_PTR(CORE_PIN32_PORTREG, CORE_PIN32_BIT), &CORE_PIN32_CONFIG},
  91. {GPIO_BITBAND_PTR(CORE_PIN33_PORTREG, CORE_PIN33_BIT), &CORE_PIN33_CONFIG}
  92. };
  93. typedef void (*voidFuncPtr)(void);
  94. volatile static voidFuncPtr intFunc[CORE_NUM_DIGITAL];
  95. void init_pin_interrupts(void)
  96. {
  97. //SIM_SCGC5 = 0x00043F82; // clocks active to all GPIO
  98. NVIC_ENABLE_IRQ(IRQ_PORTA);
  99. NVIC_ENABLE_IRQ(IRQ_PORTB);
  100. NVIC_ENABLE_IRQ(IRQ_PORTC);
  101. NVIC_ENABLE_IRQ(IRQ_PORTD);
  102. NVIC_ENABLE_IRQ(IRQ_PORTE);
  103. // TODO: maybe these should be set to a lower priority
  104. // so if the user puts lots of slow code on attachInterrupt
  105. // fast interrupts will still be serviced quickly?
  106. }
  107. void attachInterrupt(uint8_t pin, void (*function)(void), int mode)
  108. {
  109. volatile uint32_t *config;
  110. uint32_t cfg, mask;
  111. if (pin >= CORE_NUM_DIGITAL) return;
  112. switch (mode) {
  113. case CHANGE: mask = 0x0B; break;
  114. case RISING: mask = 0x09; break;
  115. case FALLING: mask = 0x0A; break;
  116. case LOW: mask = 0x08; break;
  117. case HIGH: mask = 0x0C; break;
  118. default: return;
  119. }
  120. mask = (mask << 16) | 0x01000000;
  121. config = portConfigRegister(pin);
  122. __disable_irq();
  123. cfg = *config;
  124. cfg &= ~0x000F0000; // disable any previous interrupt
  125. *config = cfg;
  126. intFunc[pin] = function; // set the function pointer
  127. cfg |= mask;
  128. *config = cfg; // enable the new interrupt
  129. __enable_irq();
  130. }
  131. void detachInterrupt(uint8_t pin)
  132. {
  133. volatile uint32_t *config;
  134. config = portConfigRegister(pin);
  135. __disable_irq();
  136. *config = ((*config & ~0x000F0000) | 0x01000000);
  137. intFunc[pin] = NULL;
  138. __enable_irq();
  139. }
  140. void porta_isr(void)
  141. {
  142. uint32_t isfr = PORTA_ISFR;
  143. PORTA_ISFR = isfr;
  144. if ((isfr & CORE_PIN3_BITMASK) && intFunc[3]) intFunc[3]();
  145. if ((isfr & CORE_PIN4_BITMASK) && intFunc[4]) intFunc[4]();
  146. if ((isfr & CORE_PIN24_BITMASK) && intFunc[24]) intFunc[24]();
  147. if ((isfr & CORE_PIN33_BITMASK) && intFunc[33]) intFunc[33]();
  148. }
  149. void portb_isr(void)
  150. {
  151. uint32_t isfr = PORTB_ISFR;
  152. PORTB_ISFR = isfr;
  153. if ((isfr & CORE_PIN0_BITMASK) && intFunc[0]) intFunc[0]();
  154. if ((isfr & CORE_PIN1_BITMASK) && intFunc[1]) intFunc[1]();
  155. if ((isfr & CORE_PIN16_BITMASK) && intFunc[16]) intFunc[16]();
  156. if ((isfr & CORE_PIN17_BITMASK) && intFunc[17]) intFunc[17]();
  157. if ((isfr & CORE_PIN18_BITMASK) && intFunc[18]) intFunc[18]();
  158. if ((isfr & CORE_PIN19_BITMASK) && intFunc[19]) intFunc[19]();
  159. if ((isfr & CORE_PIN25_BITMASK) && intFunc[25]) intFunc[25]();
  160. if ((isfr & CORE_PIN32_BITMASK) && intFunc[32]) intFunc[32]();
  161. }
  162. void portc_isr(void)
  163. {
  164. // TODO: these are inefficent. Use CLZ somehow....
  165. uint32_t isfr = PORTC_ISFR;
  166. PORTC_ISFR = isfr;
  167. if ((isfr & CORE_PIN9_BITMASK) && intFunc[9]) intFunc[9]();
  168. if ((isfr & CORE_PIN10_BITMASK) && intFunc[10]) intFunc[10]();
  169. if ((isfr & CORE_PIN11_BITMASK) && intFunc[11]) intFunc[11]();
  170. if ((isfr & CORE_PIN12_BITMASK) && intFunc[12]) intFunc[12]();
  171. if ((isfr & CORE_PIN13_BITMASK) && intFunc[13]) intFunc[13]();
  172. if ((isfr & CORE_PIN15_BITMASK) && intFunc[15]) intFunc[15]();
  173. if ((isfr & CORE_PIN22_BITMASK) && intFunc[22]) intFunc[22]();
  174. if ((isfr & CORE_PIN23_BITMASK) && intFunc[23]) intFunc[23]();
  175. if ((isfr & CORE_PIN27_BITMASK) && intFunc[27]) intFunc[27]();
  176. if ((isfr & CORE_PIN28_BITMASK) && intFunc[28]) intFunc[28]();
  177. if ((isfr & CORE_PIN29_BITMASK) && intFunc[29]) intFunc[29]();
  178. if ((isfr & CORE_PIN30_BITMASK) && intFunc[30]) intFunc[30]();
  179. }
  180. void portd_isr(void)
  181. {
  182. uint32_t isfr = PORTD_ISFR;
  183. PORTD_ISFR = isfr;
  184. if ((isfr & CORE_PIN2_BITMASK) && intFunc[2]) intFunc[2]();
  185. if ((isfr & CORE_PIN5_BITMASK) && intFunc[5]) intFunc[5]();
  186. if ((isfr & CORE_PIN6_BITMASK) && intFunc[6]) intFunc[6]();
  187. if ((isfr & CORE_PIN7_BITMASK) && intFunc[7]) intFunc[7]();
  188. if ((isfr & CORE_PIN8_BITMASK) && intFunc[8]) intFunc[8]();
  189. if ((isfr & CORE_PIN14_BITMASK) && intFunc[14]) intFunc[14]();
  190. if ((isfr & CORE_PIN20_BITMASK) && intFunc[20]) intFunc[20]();
  191. if ((isfr & CORE_PIN21_BITMASK) && intFunc[21]) intFunc[21]();
  192. }
  193. void porte_isr(void)
  194. {
  195. uint32_t isfr = PORTE_ISFR;
  196. PORTE_ISFR = isfr;
  197. if ((isfr & CORE_PIN26_BITMASK) && intFunc[26]) intFunc[26]();
  198. if ((isfr & CORE_PIN31_BITMASK) && intFunc[31]) intFunc[31]();
  199. }
  200. unsigned long rtc_get(void)
  201. {
  202. return RTC_TSR;
  203. }
  204. void rtc_set(unsigned long t)
  205. {
  206. RTC_SR = 0;
  207. RTC_TPR = 0;
  208. RTC_TSR = t;
  209. RTC_SR = RTC_SR_TCE;
  210. }
  211. // adjust is the amount of crystal error to compensate, 1 = 0.1192 ppm
  212. // For example, adjust = -100 is slows the clock by 11.92 ppm
  213. //
  214. void rtc_compensate(int adjust)
  215. {
  216. uint32_t comp, interval, tcr;
  217. // This simple approach tries to maximize the interval.
  218. // Perhaps minimizing TCR would be better, so the
  219. // compensation is distributed more evenly across
  220. // many seconds, rather than saving it all up and then
  221. // altering one second up to +/- 0.38%
  222. if (adjust >= 0) {
  223. comp = adjust;
  224. interval = 256;
  225. while (1) {
  226. tcr = comp * interval;
  227. if (tcr < 128*256) break;
  228. if (--interval == 1) break;
  229. }
  230. tcr = tcr >> 8;
  231. } else {
  232. comp = -adjust;
  233. interval = 256;
  234. while (1) {
  235. tcr = comp * interval;
  236. if (tcr < 129*256) break;
  237. if (--interval == 1) break;
  238. }
  239. tcr = tcr >> 8;
  240. tcr = 256 - tcr;
  241. }
  242. RTC_TCR = ((interval - 1) << 8) | tcr;
  243. }
  244. #if 0
  245. // TODO: build system should define this
  246. // so RTC is automatically initialized to approx correct time
  247. // at least when the program begins running right after upload
  248. #ifndef TIME_T
  249. #define TIME_T 1350160272
  250. #endif
  251. void init_rtc(void)
  252. {
  253. serial_print("init_rtc\n");
  254. //SIM_SCGC6 |= SIM_SCGC6_RTC;
  255. // enable the RTC crystal oscillator, for approx 12pf crystal
  256. if (!(RTC_CR & RTC_CR_OSCE)) {
  257. serial_print("start RTC oscillator\n");
  258. RTC_SR = 0;
  259. RTC_CR = RTC_CR_SC16P | RTC_CR_SC4P | RTC_CR_OSCE;
  260. }
  261. // should wait for crystal to stabilize.....
  262. serial_print("SR=");
  263. serial_phex32(RTC_SR);
  264. serial_print("\n");
  265. serial_print("CR=");
  266. serial_phex32(RTC_CR);
  267. serial_print("\n");
  268. serial_print("TSR=");
  269. serial_phex32(RTC_TSR);
  270. serial_print("\n");
  271. serial_print("TCR=");
  272. serial_phex32(RTC_TCR);
  273. serial_print("\n");
  274. if (RTC_SR & RTC_SR_TIF) {
  275. // enable the RTC
  276. RTC_SR = 0;
  277. RTC_TPR = 0;
  278. RTC_TSR = TIME_T;
  279. RTC_SR = RTC_SR_TCE;
  280. }
  281. }
  282. #endif
  283. extern void usb_init(void);
  284. // create a default PWM at the same 488.28 Hz as Arduino Uno
  285. #if F_BUS == 60000000
  286. #define DEFAULT_FTM_MOD (61440 - 1)
  287. #define DEFAULT_FTM_PRESCALE 1
  288. #elif F_BUS == 56000000
  289. #define DEFAULT_FTM_MOD (57344 - 1)
  290. #define DEFAULT_FTM_PRESCALE 1
  291. #elif F_BUS == 48000000
  292. #define DEFAULT_FTM_MOD (49152 - 1)
  293. #define DEFAULT_FTM_PRESCALE 1
  294. #elif F_BUS == 40000000
  295. #define DEFAULT_FTM_MOD (40960 - 1)
  296. #define DEFAULT_FTM_PRESCALE 1
  297. #elif F_BUS == 36000000
  298. #define DEFAULT_FTM_MOD (36864 - 1)
  299. #define DEFAULT_FTM_PRESCALE 1
  300. #elif F_BUS == 24000000
  301. #define DEFAULT_FTM_MOD (49152 - 1)
  302. #define DEFAULT_FTM_PRESCALE 0
  303. #elif F_BUS == 16000000
  304. #define DEFAULT_FTM_MOD (32768 - 1)
  305. #define DEFAULT_FTM_PRESCALE 0
  306. #elif F_BUS == 8000000
  307. #define DEFAULT_FTM_MOD (16384 - 1)
  308. #define DEFAULT_FTM_PRESCALE 0
  309. #elif F_BUS == 4000000
  310. #define DEFAULT_FTM_MOD (8192 - 1)
  311. #define DEFAULT_FTM_PRESCALE 0
  312. #elif F_BUS == 2000000
  313. #define DEFAULT_FTM_MOD (4096 - 1)
  314. #define DEFAULT_FTM_PRESCALE 0
  315. #endif
  316. //void init_pins(void)
  317. void _init_Teensyduino_internal_(void)
  318. {
  319. init_pin_interrupts();
  320. //SIM_SCGC6 |= SIM_SCGC6_FTM0; // TODO: use bitband for atomic read-mod-write
  321. //SIM_SCGC6 |= SIM_SCGC6_FTM1;
  322. FTM0_CNT = 0;
  323. FTM0_MOD = DEFAULT_FTM_MOD;
  324. FTM0_C0SC = 0x28; // MSnB:MSnA = 10, ELSnB:ELSnA = 10
  325. FTM0_C1SC = 0x28;
  326. FTM0_C2SC = 0x28;
  327. FTM0_C3SC = 0x28;
  328. FTM0_C4SC = 0x28;
  329. FTM0_C5SC = 0x28;
  330. FTM0_C6SC = 0x28;
  331. FTM0_C7SC = 0x28;
  332. FTM0_SC = FTM_SC_CLKS(1) | FTM_SC_PS(DEFAULT_FTM_PRESCALE);
  333. FTM1_CNT = 0;
  334. FTM1_MOD = DEFAULT_FTM_MOD;
  335. FTM1_C0SC = 0x28;
  336. FTM1_C1SC = 0x28;
  337. FTM1_SC = FTM_SC_CLKS(1) | FTM_SC_PS(DEFAULT_FTM_PRESCALE);
  338. #if defined(__MK20DX256__)
  339. FTM2_CNT = 0;
  340. FTM2_MOD = DEFAULT_FTM_MOD;
  341. FTM2_C0SC = 0x28;
  342. FTM2_C1SC = 0x28;
  343. FTM2_SC = FTM_SC_CLKS(1) | FTM_SC_PS(DEFAULT_FTM_PRESCALE);
  344. #endif
  345. analog_init();
  346. //delay(100); // TODO: this is not necessary, right?
  347. delay(4);
  348. usb_init();
  349. }
  350. static uint8_t analog_write_res = 8;
  351. // SOPT4 is SIM select clocks?
  352. // FTM is clocked by the bus clock, either 24 or 48 MHz
  353. // input capture can be FTM1_CH0, CMP0 or CMP1 or USB start of frame
  354. // 24 MHz with reload 49152 to match Arduino's speed = 488.28125 Hz
  355. void analogWrite(uint8_t pin, int val)
  356. {
  357. uint32_t cval, max;
  358. #if defined(__MK20DX256__)
  359. if (pin == A14) {
  360. uint8_t res = analog_write_res;
  361. if (res < 12) {
  362. val <<= 12 - res;
  363. } else if (res > 12) {
  364. val >>= res - 12;
  365. }
  366. analogWriteDAC0(val);
  367. return;
  368. }
  369. #endif
  370. max = 1 << analog_write_res;
  371. if (val <= 0) {
  372. digitalWrite(pin, LOW);
  373. pinMode(pin, OUTPUT); // TODO: implement OUTPUT_LOW
  374. return;
  375. } else if (val >= max) {
  376. digitalWrite(pin, HIGH);
  377. pinMode(pin, OUTPUT); // TODO: implement OUTPUT_HIGH
  378. return;
  379. }
  380. //serial_print("analogWrite\n");
  381. //serial_print("val = ");
  382. //serial_phex32(val);
  383. //serial_print("\n");
  384. //serial_print("analog_write_res = ");
  385. //serial_phex(analog_write_res);
  386. //serial_print("\n");
  387. if (pin == 3 || pin == 4) {
  388. cval = ((uint32_t)val * (uint32_t)(FTM1_MOD + 1)) >> analog_write_res;
  389. #if defined(__MK20DX256__)
  390. } else if (pin == 25 || pin == 32) {
  391. cval = ((uint32_t)val * (uint32_t)(FTM2_MOD + 1)) >> analog_write_res;
  392. #endif
  393. } else {
  394. cval = ((uint32_t)val * (uint32_t)(FTM0_MOD + 1)) >> analog_write_res;
  395. }
  396. //serial_print("cval = ");
  397. //serial_phex32(cval);
  398. //serial_print("\n");
  399. switch (pin) {
  400. case 3: // PTA12, FTM1_CH0
  401. FTM1_C0V = cval;
  402. CORE_PIN3_CONFIG = PORT_PCR_MUX(3) | PORT_PCR_DSE | PORT_PCR_SRE;
  403. break;
  404. case 4: // PTA13, FTM1_CH1
  405. FTM1_C1V = cval;
  406. CORE_PIN4_CONFIG = PORT_PCR_MUX(3) | PORT_PCR_DSE | PORT_PCR_SRE;
  407. break;
  408. case 5: // PTD7, FTM0_CH7
  409. FTM0_C7V = cval;
  410. CORE_PIN5_CONFIG = PORT_PCR_MUX(4) | PORT_PCR_DSE | PORT_PCR_SRE;
  411. break;
  412. case 6: // PTD4, FTM0_CH4
  413. FTM0_C4V = cval;
  414. CORE_PIN6_CONFIG = PORT_PCR_MUX(4) | PORT_PCR_DSE | PORT_PCR_SRE;
  415. break;
  416. case 9: // PTC3, FTM0_CH2
  417. FTM0_C2V = cval;
  418. CORE_PIN9_CONFIG = PORT_PCR_MUX(4) | PORT_PCR_DSE | PORT_PCR_SRE;
  419. break;
  420. case 10: // PTC4, FTM0_CH3
  421. FTM0_C3V = cval;
  422. CORE_PIN10_CONFIG = PORT_PCR_MUX(4) | PORT_PCR_DSE | PORT_PCR_SRE;
  423. break;
  424. case 20: // PTD5, FTM0_CH5
  425. FTM0_C5V = cval;
  426. CORE_PIN20_CONFIG = PORT_PCR_MUX(4) | PORT_PCR_DSE | PORT_PCR_SRE;
  427. break;
  428. case 21: // PTD6, FTM0_CH6
  429. FTM0_C6V = cval;
  430. CORE_PIN21_CONFIG = PORT_PCR_MUX(4) | PORT_PCR_DSE | PORT_PCR_SRE;
  431. break;
  432. case 22: // PTC1, FTM0_CH0
  433. FTM0_C0V = cval;
  434. CORE_PIN22_CONFIG = PORT_PCR_MUX(4) | PORT_PCR_DSE | PORT_PCR_SRE;
  435. break;
  436. case 23: // PTC2, FTM0_CH1
  437. FTM0_C1V = cval;
  438. CORE_PIN23_CONFIG = PORT_PCR_MUX(4) | PORT_PCR_DSE | PORT_PCR_SRE;
  439. break;
  440. #if defined(__MK20DX256__)
  441. case 32: // PTB18, FTM2_CH0
  442. FTM2_C0V = cval;
  443. CORE_PIN32_CONFIG = PORT_PCR_MUX(3) | PORT_PCR_DSE | PORT_PCR_SRE;
  444. break;
  445. case 25: // PTB19, FTM1_CH1
  446. FTM2_C1V = cval;
  447. CORE_PIN25_CONFIG = PORT_PCR_MUX(3) | PORT_PCR_DSE | PORT_PCR_SRE;
  448. break;
  449. #endif
  450. default:
  451. digitalWrite(pin, (val > 127) ? HIGH : LOW);
  452. pinMode(pin, OUTPUT);
  453. }
  454. }
  455. void analogWriteRes(uint32_t bits)
  456. {
  457. if (bits < 1) {
  458. bits = 1;
  459. } else if (bits > 16) {
  460. bits = 16;
  461. }
  462. analog_write_res = bits;
  463. }
  464. void analogWriteFrequency(uint8_t pin, uint32_t frequency)
  465. {
  466. uint32_t minfreq, prescale, mod;
  467. //serial_print("analogWriteFrequency: pin = ");
  468. //serial_phex(pin);
  469. //serial_print(", freq = ");
  470. //serial_phex32(frequency);
  471. //serial_print("\n");
  472. for (prescale = 0; prescale < 7; prescale++) {
  473. minfreq = (F_BUS >> 16) >> prescale;
  474. if (frequency > minfreq) break;
  475. }
  476. //serial_print("F_BUS = ");
  477. //serial_phex32(F_BUS >> prescale);
  478. //serial_print("\n");
  479. //serial_print("prescale = ");
  480. //serial_phex(prescale);
  481. //serial_print("\n");
  482. //mod = ((F_BUS >> prescale) / frequency) - 1;
  483. mod = (((F_BUS >> prescale) + (frequency >> 1)) / frequency) - 1;
  484. if (mod > 65535) mod = 65535;
  485. //serial_print("mod = ");
  486. //serial_phex32(mod);
  487. //serial_print("\n");
  488. if (pin == 3 || pin == 4) {
  489. FTM1_SC = 0;
  490. FTM1_CNT = 0;
  491. FTM1_MOD = mod;
  492. FTM1_SC = FTM_SC_CLKS(1) | FTM_SC_PS(prescale);
  493. } else if (pin == 5 || pin == 6 || pin == 9 || pin == 10 ||
  494. (pin >= 20 && pin <= 23)) {
  495. FTM0_SC = 0;
  496. FTM0_CNT = 0;
  497. FTM0_MOD = mod;
  498. FTM0_SC = FTM_SC_CLKS(1) | FTM_SC_PS(prescale);
  499. }
  500. }
  501. // TODO: startup code needs to initialize all pins to GPIO mode, input by default
  502. void digitalWrite(uint8_t pin, uint8_t val)
  503. {
  504. if (pin >= CORE_NUM_DIGITAL) return;
  505. if (*portModeRegister(pin)) {
  506. if (val) {
  507. *portSetRegister(pin) = 1;
  508. } else {
  509. *portClearRegister(pin) = 1;
  510. }
  511. } else {
  512. volatile uint32_t *config = portConfigRegister(pin);
  513. if (val) {
  514. // TODO use bitband for atomic read-mod-write
  515. *config |= (PORT_PCR_PE | PORT_PCR_PS);
  516. //*config = PORT_PCR_MUX(1) | PORT_PCR_PE | PORT_PCR_PS;
  517. } else {
  518. // TODO use bitband for atomic read-mod-write
  519. *config &= ~(PORT_PCR_PE);
  520. //*config = PORT_PCR_MUX(1);
  521. }
  522. }
  523. }
  524. uint8_t digitalRead(uint8_t pin)
  525. {
  526. if (pin >= CORE_NUM_DIGITAL) return 0;
  527. return *portInputRegister(pin);
  528. }
  529. void pinMode(uint8_t pin, uint8_t mode)
  530. {
  531. volatile uint32_t *config;
  532. if (pin >= CORE_NUM_DIGITAL) return;
  533. config = portConfigRegister(pin);
  534. if (mode == OUTPUT) {
  535. *portModeRegister(pin) = 1;
  536. *config = PORT_PCR_SRE | PORT_PCR_DSE | PORT_PCR_MUX(1);
  537. } else {
  538. *portModeRegister(pin) = 0;
  539. if (mode == INPUT) {
  540. *config = PORT_PCR_MUX(1);
  541. } else {
  542. *config = PORT_PCR_MUX(1) | PORT_PCR_PE | PORT_PCR_PS; // pullup
  543. }
  544. }
  545. }
  546. void _shiftOut(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder, uint8_t value)
  547. {
  548. if (bitOrder == LSBFIRST) {
  549. shiftOut_lsbFirst(dataPin, clockPin, value);
  550. } else {
  551. shiftOut_msbFirst(dataPin, clockPin, value);
  552. }
  553. }
  554. void shiftOut_lsbFirst(uint8_t dataPin, uint8_t clockPin, uint8_t value)
  555. {
  556. uint8_t mask;
  557. for (mask=0x01; mask; mask <<= 1) {
  558. digitalWrite(dataPin, value & mask);
  559. digitalWrite(clockPin, HIGH);
  560. digitalWrite(clockPin, LOW);
  561. }
  562. }
  563. void shiftOut_msbFirst(uint8_t dataPin, uint8_t clockPin, uint8_t value)
  564. {
  565. uint8_t mask;
  566. for (mask=0x80; mask; mask >>= 1) {
  567. digitalWrite(dataPin, value & mask);
  568. digitalWrite(clockPin, HIGH);
  569. digitalWrite(clockPin, LOW);
  570. }
  571. }
  572. uint8_t _shiftIn(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder)
  573. {
  574. if (bitOrder == LSBFIRST) {
  575. return shiftIn_lsbFirst(dataPin, clockPin);
  576. } else {
  577. return shiftIn_msbFirst(dataPin, clockPin);
  578. }
  579. }
  580. uint8_t shiftIn_lsbFirst(uint8_t dataPin, uint8_t clockPin)
  581. {
  582. uint8_t mask, value=0;
  583. for (mask=0x01; mask; mask <<= 1) {
  584. digitalWrite(clockPin, HIGH);
  585. if (digitalRead(dataPin)) value |= mask;
  586. digitalWrite(clockPin, LOW);
  587. }
  588. return value;
  589. }
  590. uint8_t shiftIn_msbFirst(uint8_t dataPin, uint8_t clockPin)
  591. {
  592. uint8_t mask, value=0;
  593. for (mask=0x80; mask; mask >>= 1) {
  594. digitalWrite(clockPin, HIGH);
  595. if (digitalRead(dataPin)) value |= mask;
  596. digitalWrite(clockPin, LOW);
  597. }
  598. return value;
  599. }
  600. // the systick interrupt is supposed to increment this at 1 kHz rate
  601. volatile uint32_t systick_millis_count = 0;
  602. //uint32_t systick_current, systick_count, systick_istatus; // testing only
  603. uint32_t micros(void)
  604. {
  605. uint32_t count, current, istatus;
  606. __disable_irq();
  607. current = SYST_CVR;
  608. count = systick_millis_count;
  609. istatus = SCB_ICSR; // bit 26 indicates if systick exception pending
  610. __enable_irq();
  611. //systick_current = current;
  612. //systick_count = count;
  613. //systick_istatus = istatus & SCB_ICSR_PENDSTSET ? 1 : 0;
  614. if ((istatus & SCB_ICSR_PENDSTSET) && current > 50) count++;
  615. current = ((F_CPU / 1000) - 1) - current;
  616. return count * 1000 + current / (F_CPU / 1000000);
  617. }
  618. void delay(uint32_t ms)
  619. {
  620. uint32_t start = micros();
  621. if (ms > 0) {
  622. while (1) {
  623. if ((micros() - start) >= 1000) {
  624. ms--;
  625. if (ms == 0) return;
  626. start += 1000;
  627. }
  628. yield();
  629. }
  630. }
  631. }
  632. // TODO: verify these result in correct timeouts...
  633. #if F_CPU == 168000000
  634. #define PULSEIN_LOOPS_PER_USEC 25
  635. #elif F_CPU == 144000000
  636. #define PULSEIN_LOOPS_PER_USEC 21
  637. #elif F_CPU == 120000000
  638. #define PULSEIN_LOOPS_PER_USEC 18
  639. #elif F_CPU == 96000000
  640. #define PULSEIN_LOOPS_PER_USEC 14
  641. #elif F_CPU == 72000000
  642. #define PULSEIN_LOOPS_PER_USEC 10
  643. #elif F_CPU == 48000000
  644. #define PULSEIN_LOOPS_PER_USEC 7
  645. #elif F_CPU == 24000000
  646. #define PULSEIN_LOOPS_PER_USEC 4
  647. #elif F_CPU == 16000000
  648. #define PULSEIN_LOOPS_PER_USEC 1
  649. #elif F_CPU == 8000000
  650. #define PULSEIN_LOOPS_PER_USEC 1
  651. #elif F_CPU == 4000000
  652. #define PULSEIN_LOOPS_PER_USEC 1
  653. #elif F_CPU == 2000000
  654. #define PULSEIN_LOOPS_PER_USEC 1
  655. #endif
  656. uint32_t pulseIn_high(volatile uint8_t *reg, uint32_t timeout)
  657. {
  658. uint32_t timeout_count = timeout * PULSEIN_LOOPS_PER_USEC;
  659. uint32_t usec_start, usec_stop;
  660. // wait for any previous pulse to end
  661. while (*reg) {
  662. if (--timeout_count == 0) return 0;
  663. }
  664. // wait for the pulse to start
  665. while (!*reg) {
  666. if (--timeout_count == 0) return 0;
  667. }
  668. usec_start = micros();
  669. // wait for the pulse to stop
  670. while (*reg) {
  671. if (--timeout_count == 0) return 0;
  672. }
  673. usec_stop = micros();
  674. return usec_stop - usec_start;
  675. }
  676. uint32_t pulseIn_low(volatile uint8_t *reg, uint32_t timeout)
  677. {
  678. uint32_t timeout_count = timeout * PULSEIN_LOOPS_PER_USEC;
  679. uint32_t usec_start, usec_stop;
  680. // wait for any previous pulse to end
  681. while (!*reg) {
  682. if (--timeout_count == 0) return 0;
  683. }
  684. // wait for the pulse to start
  685. while (*reg) {
  686. if (--timeout_count == 0) return 0;
  687. }
  688. usec_start = micros();
  689. // wait for the pulse to stop
  690. while (!*reg) {
  691. if (--timeout_count == 0) return 0;
  692. }
  693. usec_stop = micros();
  694. return usec_stop - usec_start;
  695. }
  696. // TODO: an inline version should handle the common case where state is const
  697. uint32_t pulseIn(uint8_t pin, uint8_t state, uint32_t timeout)
  698. {
  699. if (pin >= CORE_NUM_DIGITAL) return 0;
  700. if (state) return pulseIn_high(portInputRegister(pin), timeout);
  701. return pulseIn_low(portInputRegister(pin), timeout);;
  702. }