|
|
|
|
|
|
|
|
#define DMAMUX_SOURCE_I2S0_RX 12 |
|
|
#define DMAMUX_SOURCE_I2S0_RX 12 |
|
|
#define DMAMUX_SOURCE_I2S0_TX 13 |
|
|
#define DMAMUX_SOURCE_I2S0_TX 13 |
|
|
#define DMAMUX_SOURCE_SPI0_RX 14 |
|
|
#define DMAMUX_SOURCE_SPI0_RX 14 |
|
|
#define DMAMUX_SOURCE_SPI0_TX 14 |
|
|
|
|
|
|
|
|
#define DMAMUX_SOURCE_SPI0_TX 15 |
|
|
#define DMAMUX_SOURCE_SPI1_RX 16 |
|
|
#define DMAMUX_SOURCE_SPI1_RX 16 |
|
|
#define DMAMUX_SOURCE_SPI1_TX 17 |
|
|
#define DMAMUX_SOURCE_SPI1_TX 17 |
|
|
#define DMAMUX_SOURCE_I2C0 18 |
|
|
#define DMAMUX_SOURCE_I2C0 18 |
|
|
#define DMAMUX_SOURCE_I2C2 18 |
|
|
|
|
|
|
|
|
#define DMAMUX_SOURCE_I2C3 18 |
|
|
#define DMAMUX_SOURCE_I2C1 19 |
|
|
#define DMAMUX_SOURCE_I2C1 19 |
|
|
#define DMAMUX_SOURCE_I2C3 19 |
|
|
|
|
|
|
|
|
#define DMAMUX_SOURCE_I2C2 19 |
|
|
#define DMAMUX_SOURCE_FTM0_CH0 20 |
|
|
#define DMAMUX_SOURCE_FTM0_CH0 20 |
|
|
#define DMAMUX_SOURCE_FTM0_CH1 21 |
|
|
#define DMAMUX_SOURCE_FTM0_CH1 21 |
|
|
#define DMAMUX_SOURCE_FTM0_CH2 22 |
|
|
#define DMAMUX_SOURCE_FTM0_CH2 22 |