visus
/
teensy-cores
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
283 Commits
1 Branch
Tree: 0a94f680eb
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '0a94f680eb'
${ noResults }
Commit Graph

10 Commits (0a94f680ebb950ebb38af634cfbbbefafb477fdb)

Author SHA1 Message Date
  PaulStoffregen caa5312fbc Opps, fix compile for slow speeds 10 years ago
  PaulStoffregen 8bdc442fdf Add TODO comment in USB Serial 10 years ago
  PaulStoffregen 9c1e41e70e Change room() to writeBufferFree() 10 years ago
  PaulStoffregen 71160e91c2 Add Serial.room() 10 years ago
  PaulStoffregen d783be33c1 Clean up trailing whitespace 10 years ago
  PaulStoffregen 7bee55654c Support more CPU and bus frequencies 10 years ago
  Frank Bösing 6942a12ff4 Stripped to overclock add. 144MHz only for Paul 10 years ago
  Frank Bösing bbd726f690 Update to 168MHz, 42 MHZ Bus, 28MHz Flash 10 years ago
  Frank Bösing 856a79b321 Modified for additional 120MHz Core-Clock 10 years ago
  PaulStoffregen 5cecdee933 Initial commit, version 1.17-rc1 11 years ago