visus
/
teensy-cores
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
278 Commits
1 Branch
Tree: 2e61ee77b2
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '2e61ee77b2'
${ noResults }
Commit Graph

10 Commits (2e61ee77b2c4b9f87308b48e204ea840da6e4df1)

Author SHA1 Message Date
  PaulStoffregen aa212b61e0 Defs for MK66FX1M0 9 years ago
  PaulStoffregen 1e49af2dd2 Add register definitions 9 years ago
  PaulStoffregen ea4252feb8 Add internal analog channels on Teensy-LC 9 years ago
  PaulStoffregen af89f7072e Add support for Teensy-LC DAC 9 years ago
  PaulStoffregen 9b8d74c089 Initial support for Teensy-LC 9 years ago
  PaulStoffregen 663e4fddec Add support for 2, 4, 8, 16MHz (Duff) 10 years ago
  PaulStoffregen 7bee55654c Support more CPU and bus frequencies 10 years ago
  Frank Bösing fdcaeb932e Stripped to 144MHz only for Paul 10 years ago
  Frank Bösing bbd726f690 Update to 168MHz, 42 MHZ Bus, 28MHz Flash 10 years ago
  Frank Bösing 856a79b321 Modified for additional 120MHz Core-Clock 10 years ago
  PaulStoffregen a781e92f77 Fix analogRead(39) (Vref) on Teensy 3.1 10 years ago
  PaulStoffregen 729c211500 Support for Teensy 3.1 11 years ago
  PaulStoffregen 5cecdee933 Initial commit, version 1.17-rc1 11 years ago