visus
/
teensy-cores
Segui 1
Vota 0
Forka 0
Codice Problemi 0 Pull Requests 0 Rilasci 0 Wiki Attività
614 Commit
1 Ramo (Branch)
Albero (Tree): 35469febf3
Rami (Branch) Tag
${ item.name }
Crea branch ${ searchTerm }
da '35469febf3'
${ noResults }
Grafico dei commit

20 Commit (35469febf3e6a550930751c24067cc8ac7fe95ac)

Autore SHA1 Messaggio Data
  PaulStoffregen 2185bdc936 Fix analogReadResolution ADC1 cal 8 anni fa
  PaulStoffregen 3b96d28851 Fix pin number comments 8 anni fa
  PaulStoffregen 28d7ba477e Use analog pin to channel tables (faster) 8 anni fa
  Kurt Eckhardt 8fdabf68ed One less compare 8 anni fa
  Kurt Eckhardt cf6bf5863a Add A23 and A24 for T3.5 and T3.6 board 8 anni fa
  PaulStoffregen de0677a6e0 Enable VREF on K66 8 anni fa
  Frank Bösing 8752969dbb Add missing F_BUS 8 anni fa
  PaulStoffregen 6856d4eedc Fix analogRead on K66 8 anni fa
  PaulStoffregen 6040145aac More K66 overclocking options 8 anni fa
  PaulStoffregen e0dd146824 More defs 8 anni fa
  PaulStoffregen aa212b61e0 Defs for MK66FX1M0 9 anni fa
  PaulStoffregen 1e49af2dd2 Add register definitions 9 anni fa
  PaulStoffregen ea4252feb8 Add internal analog channels on Teensy-LC 9 anni fa
  PaulStoffregen af89f7072e Add support for Teensy-LC DAC 9 anni fa
  PaulStoffregen 9b8d74c089 Initial support for Teensy-LC 9 anni fa
  PaulStoffregen 663e4fddec Add support for 2, 4, 8, 16MHz (Duff) 10 anni fa
  PaulStoffregen 7bee55654c Support more CPU and bus frequencies 10 anni fa
  Frank Bösing fdcaeb932e Stripped to 144MHz only for Paul 10 anni fa
  Frank Bösing bbd726f690 Update to 168MHz, 42 MHZ Bus, 28MHz Flash 10 anni fa
  Frank Bösing 856a79b321 Modified for additional 120MHz Core-Clock 10 anni fa
  PaulStoffregen a781e92f77 Fix analogRead(39) (Vref) on Teensy 3.1 10 anni fa
  PaulStoffregen 729c211500 Support for Teensy 3.1 11 anni fa
  PaulStoffregen 5cecdee933 Initial commit, version 1.17-rc1 11 anni fa