visus
/
teensy-cores
Observar 1
Favorito 0
Fork 0
Código Issues 0 Pull requests 0 Versões 0 Wiki Atividade
255 Commits
1 Branch
Tag: 71ba6b2adb
Branches Tags
${ item.name }
Criar branch ${ searchTerm }
de 71ba6b2adb
${ noResults }
Gráfico de commits

8 Commits (71ba6b2adb78c36640e9fa1a2c73b0c47fa99f28)

Autor SHA1 Mensagem Data
  PaulStoffregen ea4252feb8 Add internal analog channels on Teensy-LC 9 anos atrás
  PaulStoffregen af89f7072e Add support for Teensy-LC DAC 9 anos atrás
  PaulStoffregen 9b8d74c089 Initial support for Teensy-LC 9 anos atrás
  PaulStoffregen 663e4fddec Add support for 2, 4, 8, 16MHz (Duff) 10 anos atrás
  PaulStoffregen 7bee55654c Support more CPU and bus frequencies 10 anos atrás
  Frank Bösing fdcaeb932e Stripped to 144MHz only for Paul 10 anos atrás
  Frank Bösing bbd726f690 Update to 168MHz, 42 MHZ Bus, 28MHz Flash 10 anos atrás
  Frank Bösing 856a79b321 Modified for additional 120MHz Core-Clock 10 anos atrás
  PaulStoffregen a781e92f77 Fix analogRead(39) (Vref) on Teensy 3.1 10 anos atrás
  PaulStoffregen 729c211500 Support for Teensy 3.1 11 anos atrás
  PaulStoffregen 5cecdee933 Initial commit, version 1.17-rc1 11 anos atrás