Browse Source

T4.1 make SPI CS pins be index not mask, plus Franks change to timing

The CS pins on T4.x are not like 3.x in that is you select one by index, not one or more by mask.  So changed returned values to be index (1 based)

Also while testing I pulled in Frank's change for adding delay after CS pin is logically selected.
main
Kurt Eckhardt 4 years ago
parent
commit
fc9159a681
2 changed files with 3 additions and 3 deletions
  1. +2
    -2
      SPI.cpp
  2. +1
    -1
      SPI.h

+ 2
- 2
SPI.cpp View File

div =0; div =0;
} }


_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2);
_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);


} }
//Serial.printf("SPI.setClockDivider_noInline CCR:%x TCR:%x\n", _ccr, port().TCR); //Serial.printf("SPI.setClockDivider_noInline CCR:%x TCR:%x\n", _ccr, port().TCR);
IOMUXC_LPSPI4_SCK_SELECT_INPUT, IOMUXC_LPSPI4_SCK_SELECT_INPUT,
10, 37, 36, // CS 10, 37, 36, // CS
3 | 0x10, 2 | 0x10, 2 | 0x10, 3 | 0x10, 2 | 0x10, 2 | 0x10,
1, 0x2, 0x4,
1, 2, 3,
0, 0, 0, 0, 0, 0,
&IOMUXC_LPSPI4_PCS0_SELECT_INPUT, 0, 0 &IOMUXC_LPSPI4_PCS0_SELECT_INPUT, 0, 0
}; };

+ 1
- 1
SPI.h View File

div =0; div =0;
} }
_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2);
_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);


} }
//Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr); //Serial.printf("SPI.beginTransaction CCR:%x TCR:%x\n", _ccr, settings.tcr);

Loading…
Cancel
Save