|
|
|
|
|
|
|
|
div =0; |
|
|
div =0; |
|
|
} |
|
|
} |
|
|
|
|
|
|
|
|
_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2); |
|
|
|
|
|
|
|
|
_ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2); |
|
|
|
|
|
|
|
|
} |
|
|
} |
|
|
//Serial.printf("SPI.setClockDivider_noInline CCR:%x TCR:%x\n", _ccr, port().TCR); |
|
|
//Serial.printf("SPI.setClockDivider_noInline CCR:%x TCR:%x\n", _ccr, port().TCR); |
|
|
|
|
|
|
|
|
IOMUXC_LPSPI4_SCK_SELECT_INPUT, |
|
|
IOMUXC_LPSPI4_SCK_SELECT_INPUT, |
|
|
10, 37, 36, // CS |
|
|
10, 37, 36, // CS |
|
|
3 | 0x10, 2 | 0x10, 2 | 0x10, |
|
|
3 | 0x10, 2 | 0x10, 2 | 0x10, |
|
|
1, 0x2, 0x4, |
|
|
|
|
|
|
|
|
1, 2, 3, |
|
|
0, 0, 0, |
|
|
0, 0, 0, |
|
|
&IOMUXC_LPSPI4_PCS0_SELECT_INPUT, 0, 0 |
|
|
&IOMUXC_LPSPI4_PCS0_SELECT_INPUT, 0, 0 |
|
|
}; |
|
|
}; |