visus
/
teensy-wire
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
61 Commits
1 Branch
Tree: 9740070fc7
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '9740070fc7'
${ noResults }
Commit Graph

16 Commits (9740070fc7577f0671b9d31ec58c43c9a2f577c2)

Author SHA1 Message Date
  PaulStoffregen b757eb66ff IMXRT - work in progress... 5 years ago
  Frank 63fcd566c5
Update WireKinetis.h 6 years ago
  PaulStoffregen 1e3551a03d Force 9 clocks if waiting too long for bus idle 6 years ago
  Tilo Nitzsche e61db6b3ac Make TwoWire constructor constexpr to allow constant initialization. 7 years ago
  PaulStoffregen c084466c3a Don't get stuck in requestFrom if bus busy or long clock stretch 7 years ago
  PaulStoffregen 45fd91166b Don't default build Wire1 on LC & Wire3 on 3.6 (saves memory) 7 years ago
  PaulStoffregen 39c840b8e9 Use pin change hack (only if needed) for Wire & Wire1 7 years ago
  PaulStoffregen c634390cdf Use hardware structure for interrupt numbers 7 years ago
  PaulStoffregen cef2e757c6 Define Wire objects for each board 7 years ago
  PaulStoffregen ce3b132e19 Update copyright & use MIT license on original code 7 years ago
  PaulStoffregen 5df8a3133d Use hardware description for pin numbers 7 years ago
  PaulStoffregen 81cd07d106 Add hardware description for clock gate control 7 years ago
  PaulStoffregen 31a33832a8 Add hardware access through port reference 7 years ago
  PaulStoffregen edcffbc7cd Inline all trivial functions 7 years ago
  PaulStoffregen 9ed2f188dc Don't use static variables 7 years ago
  PaulStoffregen a17aff3924 Separate AVR & ARM code 7 years ago
  PaulStoffregen c6dd45f5c2 Support more F_BUS speeds 8 years ago
  PaulStoffregen 1c77cdd974 Add setSDA(pin) & setSCK(pin) 8 years ago
  PaulStoffregen 37f7d78693 Add Wire.end() 8 years ago
  PaulStoffregen a1fa3e076b more hardware defs 8 years ago
  PaulStoffregen 3e5be4522b Import patches from Teensyduino 1.22 9 years ago
  PaulStoffregen 48007b99f9 Import Wire library from Arduino 1.0.6 9 years ago