Home Explore Help
Sign In
visus
/
teensy-wire
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
32 Commits
1 Branch
Tree: 81cd07d106
main
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '81cd07d106'
${ noResults }
ZIP TAR.GZ
PaulStoffregen 81cd07d106 Add hardware description for clock gate control 8 years ago
examples added chips from Atlas Scientific and WeMakeThings 8 years ago
utility fix repeated start in slave mode 9 years ago
Wire.cpp Separate AVR & ARM code 8 years ago
Wire.h Separate AVR & ARM code 8 years ago
WireKinetis.cpp Add hardware description for clock gate control 8 years ago
WireKinetis.h Add hardware description for clock gate control 8 years ago
keywords.txt Add setSDA(pin) & setSCK(pin) 9 years ago
library.properties Add library.properties 9 years ago
© Gitea Version: 1.10.0 Page: 24ms Template: 3ms
English
English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil polski български italiano suomi Türkçe čeština српски svenska 한국어
JavaScript licenses API Website Go1.13.4