|
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108 |
- <!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
- <html>
- <!-- Copyright (C) 1988-2020 Free Software Foundation, Inc.
-
- Permission is granted to copy, distribute and/or modify this document
- under the terms of the GNU Free Documentation License, Version 1.3 or
- any later version published by the Free Software Foundation; with the
- Invariant Sections being "Free Software" and "Free Software Needs
- Free Documentation", with the Front-Cover Texts being "A GNU Manual,"
- and with the Back-Cover Texts as in (a) below.
-
- (a) The FSF's Back-Cover Text is: "You are free to copy and modify
- this GNU Manual. Buying copies from GNU Press supports the FSF in
- developing GNU and promoting software freedom." -->
- <!-- Created by GNU Texinfo 6.5, http://www.gnu.org/software/texinfo/ -->
- <head>
- <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
- <title>OpenRISC 1000 (Debugging with GDB)</title>
-
- <meta name="description" content="OpenRISC 1000 (Debugging with GDB)">
- <meta name="keywords" content="OpenRISC 1000 (Debugging with GDB)">
- <meta name="resource-type" content="document">
- <meta name="distribution" content="global">
- <meta name="Generator" content="makeinfo">
- <link href="index.html#Top" rel="start" title="Top">
- <link href="Concept-Index.html#Concept-Index" rel="index" title="Concept Index">
- <link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
- <link href="Embedded-Processors.html#Embedded-Processors" rel="up" title="Embedded Processors">
- <link href="PowerPC-Embedded.html#PowerPC-Embedded" rel="next" title="PowerPC Embedded">
- <link href="MIPS-Embedded.html#MIPS-Embedded" rel="prev" title="MIPS Embedded">
- <style type="text/css">
- <!--
- a.summary-letter {text-decoration: none}
- blockquote.indentedblock {margin-right: 0em}
- blockquote.smallindentedblock {margin-right: 0em; font-size: smaller}
- blockquote.smallquotation {font-size: smaller}
- div.display {margin-left: 3.2em}
- div.example {margin-left: 3.2em}
- div.lisp {margin-left: 3.2em}
- div.smalldisplay {margin-left: 3.2em}
- div.smallexample {margin-left: 3.2em}
- div.smalllisp {margin-left: 3.2em}
- kbd {font-style: oblique}
- pre.display {font-family: inherit}
- pre.format {font-family: inherit}
- pre.menu-comment {font-family: serif}
- pre.menu-preformatted {font-family: serif}
- pre.smalldisplay {font-family: inherit; font-size: smaller}
- pre.smallexample {font-size: smaller}
- pre.smallformat {font-family: inherit; font-size: smaller}
- pre.smalllisp {font-size: smaller}
- span.nolinebreak {white-space: nowrap}
- span.roman {font-family: initial; font-weight: normal}
- span.sansserif {font-family: sans-serif; font-weight: normal}
- ul.no-bullet {list-style: none}
- -->
- </style>
-
-
- </head>
-
- <body lang="en">
- <a name="OpenRISC-1000"></a>
- <div class="header">
- <p>
- Next: <a href="PowerPC-Embedded.html#PowerPC-Embedded" accesskey="n" rel="next">PowerPC Embedded</a>, Previous: <a href="MIPS-Embedded.html#MIPS-Embedded" accesskey="p" rel="prev">MIPS Embedded</a>, Up: <a href="Embedded-Processors.html#Embedded-Processors" accesskey="u" rel="up">Embedded Processors</a> [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html#Concept-Index" title="Index" rel="index">Index</a>]</p>
- </div>
- <hr>
- <a name="OpenRISC-1000-1"></a>
- <h4 class="subsection">21.3.7 OpenRISC 1000</h4>
- <a name="index-OpenRISC-1000"></a>
-
- <p>The OpenRISC 1000 provides a free RISC instruction set architecture. It is
- mainly provided as a soft-core which can run on Xilinx, Altera and other
- FPGA’s.
- </p>
- <p><small>GDB</small> for OpenRISC supports the below commands when connecting to
- a target:
- </p>
- <dl compact="compact">
- <dd>
- <a name="index-target-sim"></a>
- </dd>
- <dt><code>target sim</code></dt>
- <dd>
- <p>Runs the builtin CPU simulator which can run very basic
- programs but does not support most hardware functions like MMU.
- For more complex use cases the user is advised to run an external
- target, and connect using ‘<samp>target remote</samp>’.
- </p>
- <p>Example: <code>target sim</code>
- </p>
- </dd>
- <dt><code>set debug or1k</code></dt>
- <dd><p>Toggle whether to display OpenRISC-specific debugging messages from the
- OpenRISC target support subsystem.
- </p>
- </dd>
- <dt><code>show debug or1k</code></dt>
- <dd><p>Show whether OpenRISC-specific debugging messages are enabled.
- </p></dd>
- </dl>
-
-
-
-
- </body>
- </html>
|