visus
/
toolchain-gcc-arm-embedded
Tarkkaile 1
Äänestä 0
Fork 0
Koodi Ongelmat 0 Pull-pyynnöt 0 Julkaisut 0 Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
2 Commitit
1 Haara
Haara: main
Branchit Tagit
${ item.name }
Create branch ${ searchTerm }
from 'main'
${ noResults }
toolchain-gcc-arm-embedded/share/gcc-arm-none-eabi/samples/startup/startup_ARMCM4.S

258 lines
7.2KB
Raaka Pysyvä linkki Blame Historia 

  1. /* File: startup_ARMCM4.S

  2.  * Purpose: startup file for Cortex-M4 devices. Should use with

  3.  *   GCC for ARM Embedded Processors

  4.  * Version: V2.0

  5.  * Date: 16 August 2013

  6.  *

  7. /* Copyright (c) 2011 - 2013 ARM LIMITED

  8. 

  9.    All rights reserved.

  10.    Redistribution and use in source and binary forms, with or without

  11.    modification, are permitted provided that the following conditions are met:

  12.    - Redistributions of source code must retain the above copyright

  13.      notice, this list of conditions and the following disclaimer.

  14.    - Redistributions in binary form must reproduce the above copyright

  15.      notice, this list of conditions and the following disclaimer in the

  16.      documentation and/or other materials provided with the distribution.

  17.    - Neither the name of ARM nor the names of its contributors may be used

  18.      to endorse or promote products derived from this software without

  19.      specific prior written permission.

  20.    *

  21.    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

  22.    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE

  23.    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

  24.    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE

  25.    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR

  26.    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF

  27.    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS

  28.    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN

  29.    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)

  30.    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE

  31.    POSSIBILITY OF SUCH DAMAGE.

  32.    ---------------------------------------------------------------------------*/

  33. 	.syntax	unified

  34. 	.arch	armv7e-m

  35. 

  36. 	.section .stack

  37. 	.align	3

  38. #ifdef __STACK_SIZE

  39. 	.equ	Stack_Size, __STACK_SIZE

  40. #else

  41. 	.equ	Stack_Size, 0xc00

  42. #endif

  43. 	.globl	__StackTop

  44. 	.globl	__StackLimit

  45. __StackLimit:

  46. 	.space	Stack_Size

  47. 	.size	__StackLimit, . - __StackLimit

  48. __StackTop:

  49. 	.size	__StackTop, . - __StackTop

  50. 

  51. 	.section .heap

  52. 	.align	3

  53. #ifdef __HEAP_SIZE

  54. 	.equ	Heap_Size, __HEAP_SIZE

  55. #else

  56. 	.equ	Heap_Size, 0

  57. #endif

  58. 	.globl	__HeapBase

  59. 	.globl	__HeapLimit

  60. __HeapBase:

  61. 	.if	Heap_Size

  62. 	.space	Heap_Size

  63. 	.endif

  64. 	.size	__HeapBase, . - __HeapBase

  65. __HeapLimit:

  66. 	.size	__HeapLimit, . - __HeapLimit

  67. 

  68. 	.section .isr_vector

  69. 	.align	2

  70. 	.globl	__isr_vector

  71. __isr_vector:

  72. 	.long	__StackTop            /* Top of Stack */

  73. 	.long	Reset_Handler         /* Reset Handler */

  74. 	.long	NMI_Handler           /* NMI Handler */

  75. 	.long	HardFault_Handler     /* Hard Fault Handler */

  76. 	.long	MemManage_Handler     /* MPU Fault Handler */

  77. 	.long	BusFault_Handler      /* Bus Fault Handler */

  78. 	.long	UsageFault_Handler    /* Usage Fault Handler */

  79. 	.long	0                     /* Reserved */

  80. 	.long	0                     /* Reserved */

  81. 	.long	0                     /* Reserved */

  82. 	.long	0                     /* Reserved */

  83. 	.long	SVC_Handler           /* SVCall Handler */

  84. 	.long	DebugMon_Handler      /* Debug Monitor Handler */

  85. 	.long	0                     /* Reserved */

  86. 	.long	PendSV_Handler        /* PendSV Handler */

  87. 	.long	SysTick_Handler       /* SysTick Handler */

  88. 

  89. 	/* External interrupts */

  90. 	.long	Default_Handler

  91. 

  92. 	.size	__isr_vector, . - __isr_vector

  93. 

  94. 	.text

  95. 	.thumb

  96. 	.thumb_func

  97. 	.align	2

  98. 	.globl	Reset_Handler

  99. 	.type	Reset_Handler, %function

  100. Reset_Handler:

  101. /*  Firstly it copies data from read only memory to RAM. There are two schemes

  102.  *  to copy. One can copy more than one sections. Another can only copy

  103.  *  one section.  The former scheme needs more instructions and read-only

  104.  *  data to implement than the latter.

  105.  *  Macro __STARTUP_COPY_MULTIPLE is used to choose between two schemes.  */

  106. 

  107. #ifdef __STARTUP_COPY_MULTIPLE

  108. /*  Multiple sections scheme.

  109.  *

  110.  *  Between symbol address __copy_table_start__ and __copy_table_end__,

  111.  *  there are array of triplets, each of which specify:

  112.  *    offset 0: LMA of start of a section to copy from

  113.  *    offset 4: VMA of start of a section to copy to

  114.  *    offset 8: size of the section to copy. Must be multiply of 4

  115.  *

  116.  *  All addresses must be aligned to 4 bytes boundary.

  117.  */

  118. 	ldr	r4, =__copy_table_start__

  119. 	ldr	r5, =__copy_table_end__

  120. 

  121. .L_loop0:

  122. 	cmp	r4, r5

  123. 	bge	.L_loop0_done

  124. 	ldr	r1, [r4]

  125. 	ldr	r2, [r4, #4]

  126. 	ldr	r3, [r4, #8]

  127. 

  128. .L_loop0_0:

  129. 	subs	r3, #4

  130. 	ittt	ge

  131. 	ldrge	r0, [r1, r3]

  132. 	strge	r0, [r2, r3]

  133. 	bge	.L_loop0_0

  134. 

  135. 	adds	r4, #12

  136. 	b	.L_loop0

  137. 

  138. .L_loop0_done:

  139. #else

  140. /*  Single section scheme.

  141.  *

  142.  *  The ranges of copy from/to are specified by following symbols

  143.  *    __etext: LMA of start of the section to copy from. Usually end of text

  144.  *    __data_start__: VMA of start of the section to copy to

  145.  *    __data_end__: VMA of end of the section to copy to

  146.  *

  147.  *  All addresses must be aligned to 4 bytes boundary.

  148.  */

  149. 	ldr	r1, =__etext

  150. 	ldr	r2, =__data_start__

  151. 	ldr	r3, =__data_end__

  152. 

  153. .L_loop1:

  154. 	cmp	r2, r3

  155. 	ittt	lt

  156. 	ldrlt	r0, [r1], #4

  157. 	strlt	r0, [r2], #4

  158. 	blt	.L_loop1

  159. #endif /*__STARTUP_COPY_MULTIPLE */

  160. 

  161. /*  This part of work usually is done in C library startup code. Otherwise,

  162.  *  define this macro to enable it in this startup.

  163.  *

  164.  *  There are two schemes too. One can clear multiple BSS sections. Another

  165.  *  can only clear one section. The former is more size expensive than the

  166.  *  latter.

  167.  *

  168.  *  Define macro __STARTUP_CLEAR_BSS_MULTIPLE to choose the former.

  169.  *  Otherwise efine macro __STARTUP_CLEAR_BSS to choose the later.

  170.  */

  171. #ifdef __STARTUP_CLEAR_BSS_MULTIPLE

  172. /*  Multiple sections scheme.

  173.  *

  174.  *  Between symbol address __copy_table_start__ and __copy_table_end__,

  175.  *  there are array of tuples specifying:

  176.  *    offset 0: Start of a BSS section

  177.  *    offset 4: Size of this BSS section. Must be multiply of 4

  178.  */

  179. 	ldr	r3, =__zero_table_start__

  180. 	ldr	r4, =__zero_table_end__

  181. 

  182. .L_loop2:

  183. 	cmp	r3, r4

  184. 	bge	.L_loop2_done

  185. 	ldr	r1, [r3]

  186. 	ldr	r2, [r3, #4]

  187. 	movs	r0, 0

  188. 

  189. .L_loop2_0:

  190. 	subs	r2, #4

  191. 	itt	ge

  192. 	strge	r0, [r1, r2]

  193. 	bge	.L_loop2_0

  194. 

  195. 	adds	r3, #8

  196. 	b	.L_loop2

  197. .L_loop2_done:

  198. #elif defined (__STARTUP_CLEAR_BSS)

  199. /*  Single BSS section scheme.

  200.  *

  201.  *  The BSS section is specified by following symbols

  202.  *    __bss_start__: start of the BSS section.

  203.  *    __bss_end__: end of the BSS section.

  204.  *

  205.  *  Both addresses must be aligned to 4 bytes boundary.

  206.  */

  207. 	ldr	r1, =__bss_start__

  208. 	ldr	r2, =__bss_end__

  209. 

  210. 	movs	r0, 0

  211. .L_loop3:

  212. 	cmp	r1, r2

  213. 	itt	lt

  214. 	strlt	r0, [r1], #4

  215. 	blt	.L_loop3

  216. #endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */

  217. 

  218. #ifndef __NO_SYSTEM_INIT

  219. 	bl	SystemInit

  220. #endif

  221. 

  222. #ifndef __START

  223. #define __START _start

  224. #endif

  225. 	bl	__START

  226. 

  227. 	.pool

  228. 	.size	Reset_Handler, . - Reset_Handler

  229. 

  230. 	.align	1

  231. 	.thumb_func

  232. 	.weak	Default_Handler

  233. 	.type	Default_Handler, %function

  234. Default_Handler:

  235. 	b	.

  236. 	.size	Default_Handler, . - Default_Handler

  237. 

  238. /*    Macro to define default handlers. Default handler

  239.  *    will be weak symbol and just dead loops. They can be

  240.  *    overwritten by other handlers */

  241. 	.macro	def_irq_handler	handler_name

  242. 	.weak	\handler_name

  243. 	.set	\handler_name, Default_Handler

  244. 	.endm

  245. 

  246. 	def_irq_handler	NMI_Handler

  247. 	def_irq_handler	HardFault_Handler

  248. 	def_irq_handler	MemManage_Handler

  249. 	def_irq_handler	BusFault_Handler

  250. 	def_irq_handler	UsageFault_Handler

  251. 	def_irq_handler	SVC_Handler

  252. 	def_irq_handler	DebugMon_Handler

  253. 	def_irq_handler	PendSV_Handler

  254. 	def_irq_handler	SysTick_Handler

  255. 	def_irq_handler	DEF_IRQHandler

  256. 

  257. 	.end