Browse Source

fix for flash & bus clocks at F_CPU <= 16MHz

main
duff2013 9 years ago
parent
commit
c2ef5b6481
1 changed files with 1 additions and 0 deletions
  1. +1
    -0
      teensy3/mk20dx128.c

+ 1
- 0
teensy3/mk20dx128.c View File

@@ -679,6 +679,7 @@ void ResetHandler(void)
#if defined(KINETISK)
SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(0) | SIM_CLKDIV1_OUTDIV2(0) | SIM_CLKDIV1_OUTDIV4(1);
#elif defined(KINETISL)
// config divisors: 2 MHz core, 1 MHz bus, 1 MHz flash
SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(0) | SIM_CLKDIV1_OUTDIV4(1);
#endif
#else

Loading…
Cancel
Save