visus
/
teensy-cores
Segui 1
Vota 0
Forka 0
Codice Problemi 0 Pull Requests 0 Rilasci 0 Wiki Attività
245 Commit
1 Ramo (Branch)
Albero (Tree): 66b28afda0
Rami (Branch) Tag
${ item.name }
Crea branch ${ searchTerm }
da '66b28afda0'
${ noResults }
Grafico dei commit

8 Commit (66b28afda00119681f96b7b5d3b89bcdb55c981d)

Autore SHA1 Messaggio Data
  PaulStoffregen ea4252feb8 Add internal analog channels on Teensy-LC 9 anni fa
  PaulStoffregen af89f7072e Add support for Teensy-LC DAC 9 anni fa
  PaulStoffregen 9b8d74c089 Initial support for Teensy-LC 9 anni fa
  PaulStoffregen 663e4fddec Add support for 2, 4, 8, 16MHz (Duff) 10 anni fa
  PaulStoffregen 7bee55654c Support more CPU and bus frequencies 10 anni fa
  Frank Bösing fdcaeb932e Stripped to 144MHz only for Paul 10 anni fa
  Frank Bösing bbd726f690 Update to 168MHz, 42 MHZ Bus, 28MHz Flash 10 anni fa
  Frank Bösing 856a79b321 Modified for additional 120MHz Core-Clock 10 anni fa
  PaulStoffregen a781e92f77 Fix analogRead(39) (Vref) on Teensy 3.1 10 anni fa
  PaulStoffregen 729c211500 Support for Teensy 3.1 11 anni fa
  PaulStoffregen 5cecdee933 Initial commit, version 1.17-rc1 11 anni fa