T4 - DMA transfer > 32K did not flush or delete whole dcache range.
http://www.pjrc.com/teensy/td_libs_SPI.html