Du kannst nicht mehr als 25 Themen auswählen Themen müssen entweder mit einem Buchstaben oder einer Ziffer beginnen. Sie können Bindestriche („-“) enthalten und bis zu 35 Zeichen lang sein.

175 Zeilen
10KB

  1. <!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
  2. <html>
  3. <!-- Copyright (C) 1988-2020 Free Software Foundation, Inc.
  4. Permission is granted to copy, distribute and/or modify this document
  5. under the terms of the GNU Free Documentation License, Version 1.3 or
  6. any later version published by the Free Software Foundation; with the
  7. Invariant Sections being "Free Software" and "Free Software Needs
  8. Free Documentation", with the Front-Cover Texts being "A GNU Manual,"
  9. and with the Back-Cover Texts as in (a) below.
  10. (a) The FSF's Back-Cover Text is: "You are free to copy and modify
  11. this GNU Manual. Buying copies from GNU Press supports the FSF in
  12. developing GNU and promoting software freedom." -->
  13. <!-- Created by GNU Texinfo 6.5, http://www.gnu.org/software/texinfo/ -->
  14. <head>
  15. <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  16. <title>PowerPC Features (Debugging with GDB)</title>
  17. <meta name="description" content="PowerPC Features (Debugging with GDB)">
  18. <meta name="keywords" content="PowerPC Features (Debugging with GDB)">
  19. <meta name="resource-type" content="document">
  20. <meta name="distribution" content="global">
  21. <meta name="Generator" content="makeinfo">
  22. <link href="index.html#Top" rel="start" title="Top">
  23. <link href="Concept-Index.html#Concept-Index" rel="index" title="Concept Index">
  24. <link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
  25. <link href="Standard-Target-Features.html#Standard-Target-Features" rel="up" title="Standard Target Features">
  26. <link href="RISC_002dV-Features.html#RISC_002dV-Features" rel="next" title="RISC-V Features">
  27. <link href="OpenRISC-1000-Features.html#OpenRISC-1000-Features" rel="prev" title="OpenRISC 1000 Features">
  28. <style type="text/css">
  29. <!--
  30. a.summary-letter {text-decoration: none}
  31. blockquote.indentedblock {margin-right: 0em}
  32. blockquote.smallindentedblock {margin-right: 0em; font-size: smaller}
  33. blockquote.smallquotation {font-size: smaller}
  34. div.display {margin-left: 3.2em}
  35. div.example {margin-left: 3.2em}
  36. div.lisp {margin-left: 3.2em}
  37. div.smalldisplay {margin-left: 3.2em}
  38. div.smallexample {margin-left: 3.2em}
  39. div.smalllisp {margin-left: 3.2em}
  40. kbd {font-style: oblique}
  41. pre.display {font-family: inherit}
  42. pre.format {font-family: inherit}
  43. pre.menu-comment {font-family: serif}
  44. pre.menu-preformatted {font-family: serif}
  45. pre.smalldisplay {font-family: inherit; font-size: smaller}
  46. pre.smallexample {font-size: smaller}
  47. pre.smallformat {font-family: inherit; font-size: smaller}
  48. pre.smalllisp {font-size: smaller}
  49. span.nolinebreak {white-space: nowrap}
  50. span.roman {font-family: initial; font-weight: normal}
  51. span.sansserif {font-family: sans-serif; font-weight: normal}
  52. ul.no-bullet {list-style: none}
  53. -->
  54. </style>
  55. </head>
  56. <body lang="en">
  57. <a name="PowerPC-Features"></a>
  58. <div class="header">
  59. <p>
  60. Next: <a href="RISC_002dV-Features.html#RISC_002dV-Features" accesskey="n" rel="next">RISC-V Features</a>, Previous: <a href="OpenRISC-1000-Features.html#OpenRISC-1000-Features" accesskey="p" rel="prev">OpenRISC 1000 Features</a>, Up: <a href="Standard-Target-Features.html#Standard-Target-Features" accesskey="u" rel="up">Standard Target Features</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html#Concept-Index" title="Index" rel="index">Index</a>]</p>
  61. </div>
  62. <hr>
  63. <a name="PowerPC-Features-1"></a>
  64. <h4 class="subsection">G.5.11 PowerPC Features</h4>
  65. <a name="index-target-descriptions_002c-PowerPC-features"></a>
  66. <p>The &lsquo;<samp>org.gnu.gdb.power.core</samp>&rsquo; feature is required for PowerPC
  67. targets. It should contain registers &lsquo;<samp>r0</samp>&rsquo; through &lsquo;<samp>r31</samp>&rsquo;,
  68. &lsquo;<samp>pc</samp>&rsquo;, &lsquo;<samp>msr</samp>&rsquo;, &lsquo;<samp>cr</samp>&rsquo;, &lsquo;<samp>lr</samp>&rsquo;, &lsquo;<samp>ctr</samp>&rsquo;, and
  69. &lsquo;<samp>xer</samp>&rsquo;. They may be 32-bit or 64-bit depending on the target.
  70. </p>
  71. <p>The &lsquo;<samp>org.gnu.gdb.power.fpu</samp>&rsquo; feature is optional. It should
  72. contain registers &lsquo;<samp>f0</samp>&rsquo; through &lsquo;<samp>f31</samp>&rsquo; and &lsquo;<samp>fpscr</samp>&rsquo;.
  73. </p>
  74. <p>The &lsquo;<samp>org.gnu.gdb.power.altivec</samp>&rsquo; feature is optional. It should
  75. contain registers &lsquo;<samp>vr0</samp>&rsquo; through &lsquo;<samp>vr31</samp>&rsquo;, &lsquo;<samp>vscr</samp>&rsquo;, and
  76. &lsquo;<samp>vrsave</samp>&rsquo;. <small>GDB</small> will define pseudo-registers &lsquo;<samp>v0</samp>&rsquo;
  77. through &lsquo;<samp>v31</samp>&rsquo; as aliases for the corresponding &lsquo;<samp>vrX</samp>&rsquo;
  78. registers.
  79. </p>
  80. <p>The &lsquo;<samp>org.gnu.gdb.power.vsx</samp>&rsquo; feature is optional. It should
  81. contain registers &lsquo;<samp>vs0h</samp>&rsquo; through &lsquo;<samp>vs31h</samp>&rsquo;. <small>GDB</small> will
  82. combine these registers with the floating point registers (&lsquo;<samp>f0</samp>&rsquo;
  83. through &lsquo;<samp>f31</samp>&rsquo;) and the altivec registers (&lsquo;<samp>vr0</samp>&rsquo; through
  84. &lsquo;<samp>vr31</samp>&rsquo;) to present the 128-bit wide registers &lsquo;<samp>vs0</samp>&rsquo; through
  85. &lsquo;<samp>vs63</samp>&rsquo;, the set of vector-scalar registers for POWER7.
  86. Therefore, this feature requires both &lsquo;<samp>org.gnu.gdb.power.fpu</samp>&rsquo; and
  87. &lsquo;<samp>org.gnu.gdb.power.altivec</samp>&rsquo;.
  88. </p>
  89. <p>The &lsquo;<samp>org.gnu.gdb.power.spe</samp>&rsquo; feature is optional. It should
  90. contain registers &lsquo;<samp>ev0h</samp>&rsquo; through &lsquo;<samp>ev31h</samp>&rsquo;, &lsquo;<samp>acc</samp>&rsquo;, and
  91. &lsquo;<samp>spefscr</samp>&rsquo;. SPE targets should provide 32-bit registers in
  92. &lsquo;<samp>org.gnu.gdb.power.core</samp>&rsquo; and provide the upper halves in
  93. &lsquo;<samp>ev0h</samp>&rsquo; through &lsquo;<samp>ev31h</samp>&rsquo;. <small>GDB</small> will combine
  94. these to present registers &lsquo;<samp>ev0</samp>&rsquo; through &lsquo;<samp>ev31</samp>&rsquo; to the
  95. user.
  96. </p>
  97. <p>The &lsquo;<samp>org.gnu.gdb.power.ppr</samp>&rsquo; feature is optional. It should
  98. contain the 64-bit register &lsquo;<samp>ppr</samp>&rsquo;.
  99. </p>
  100. <p>The &lsquo;<samp>org.gnu.gdb.power.dscr</samp>&rsquo; feature is optional. It should
  101. contain the 64-bit register &lsquo;<samp>dscr</samp>&rsquo;.
  102. </p>
  103. <p>The &lsquo;<samp>org.gnu.gdb.power.tar</samp>&rsquo; feature is optional. It should
  104. contain the 64-bit register &lsquo;<samp>tar</samp>&rsquo;.
  105. </p>
  106. <p>The &lsquo;<samp>org.gnu.gdb.power.ebb</samp>&rsquo; feature is optional. It should
  107. contain registers &lsquo;<samp>bescr</samp>&rsquo;, &lsquo;<samp>ebbhr</samp>&rsquo; and &lsquo;<samp>ebbrr</samp>&rsquo;, all
  108. 64-bit wide.
  109. </p>
  110. <p>The &lsquo;<samp>org.gnu.gdb.power.linux.pmu</samp>&rsquo; feature is optional. It should
  111. contain registers &lsquo;<samp>mmcr0</samp>&rsquo;, &lsquo;<samp>mmcr2</samp>&rsquo;, &lsquo;<samp>siar</samp>&rsquo;, &lsquo;<samp>sdar</samp>&rsquo;
  112. and &lsquo;<samp>sier</samp>&rsquo;, all 64-bit wide. This is the subset of the isa 2.07
  113. server PMU registers provided by <small>GNU</small>/Linux.
  114. </p>
  115. <p>The &lsquo;<samp>org.gnu.gdb.power.htm.spr</samp>&rsquo; feature is optional. It should
  116. contain registers &lsquo;<samp>tfhar</samp>&rsquo;, &lsquo;<samp>texasr</samp>&rsquo; and &lsquo;<samp>tfiar</samp>&rsquo;, all
  117. 64-bit wide.
  118. </p>
  119. <p>The &lsquo;<samp>org.gnu.gdb.power.htm.core</samp>&rsquo; feature is optional. It should
  120. contain the checkpointed general-purpose registers &lsquo;<samp>cr0</samp>&rsquo; through
  121. &lsquo;<samp>cr31</samp>&rsquo;, as well as the checkpointed registers &lsquo;<samp>clr</samp>&rsquo; and
  122. &lsquo;<samp>cctr</samp>&rsquo;. These registers may all be either 32-bit or 64-bit
  123. depending on the target. It should also contain the checkpointed
  124. registers &lsquo;<samp>ccr</samp>&rsquo; and &lsquo;<samp>cxer</samp>&rsquo;, which should both be 32-bit
  125. wide.
  126. </p>
  127. <p>The &lsquo;<samp>org.gnu.gdb.power.htm.fpu</samp>&rsquo; feature is optional. It should
  128. contain the checkpointed 64-bit floating-point registers &lsquo;<samp>cf0</samp>&rsquo;
  129. through &lsquo;<samp>cf31</samp>&rsquo;, as well as the checkpointed 64-bit register
  130. &lsquo;<samp>cfpscr</samp>&rsquo;.
  131. </p>
  132. <p>The &lsquo;<samp>org.gnu.gdb.power.htm.altivec</samp>&rsquo; feature is optional. It
  133. should contain the checkpointed altivec registers &lsquo;<samp>cvr0</samp>&rsquo; through
  134. &lsquo;<samp>cvr31</samp>&rsquo;, all 128-bit wide. It should also contain the
  135. checkpointed registers &lsquo;<samp>cvscr</samp>&rsquo; and &lsquo;<samp>cvrsave</samp>&rsquo;, both 32-bit
  136. wide.
  137. </p>
  138. <p>The &lsquo;<samp>org.gnu.gdb.power.htm.vsx</samp>&rsquo; feature is optional. It should
  139. contain registers &lsquo;<samp>cvs0h</samp>&rsquo; through &lsquo;<samp>cvs31h</samp>&rsquo;. <small>GDB</small>
  140. will combine these registers with the checkpointed floating point
  141. registers (&lsquo;<samp>cf0</samp>&rsquo; through &lsquo;<samp>cf31</samp>&rsquo;) and the checkpointed
  142. altivec registers (&lsquo;<samp>cvr0</samp>&rsquo; through &lsquo;<samp>cvr31</samp>&rsquo;) to present the
  143. 128-bit wide checkpointed vector-scalar registers &lsquo;<samp>cvs0</samp>&rsquo; through
  144. &lsquo;<samp>cvs63</samp>&rsquo;. Therefore, this feature requires both
  145. &lsquo;<samp>org.gnu.gdb.power.htm.altivec</samp>&rsquo; and
  146. &lsquo;<samp>org.gnu.gdb.power.htm.fpu</samp>&rsquo;.
  147. </p>
  148. <p>The &lsquo;<samp>org.gnu.gdb.power.htm.ppr</samp>&rsquo; feature is optional. It should
  149. contain the 64-bit checkpointed register &lsquo;<samp>cppr</samp>&rsquo;.
  150. </p>
  151. <p>The &lsquo;<samp>org.gnu.gdb.power.htm.dscr</samp>&rsquo; feature is optional. It should
  152. contain the 64-bit checkpointed register &lsquo;<samp>cdscr</samp>&rsquo;.
  153. </p>
  154. <p>The &lsquo;<samp>org.gnu.gdb.power.htm.tar</samp>&rsquo; feature is optional. It should
  155. contain the 64-bit checkpointed register &lsquo;<samp>ctar</samp>&rsquo;.
  156. </p>
  157. <hr>
  158. <div class="header">
  159. <p>
  160. Next: <a href="RISC_002dV-Features.html#RISC_002dV-Features" accesskey="n" rel="next">RISC-V Features</a>, Previous: <a href="OpenRISC-1000-Features.html#OpenRISC-1000-Features" accesskey="p" rel="prev">OpenRISC 1000 Features</a>, Up: <a href="Standard-Target-Features.html#Standard-Target-Features" accesskey="u" rel="up">Standard Target Features</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Concept-Index.html#Concept-Index" title="Index" rel="index">Index</a>]</p>
  161. </div>
  162. </body>
  163. </html>