Serial2.setTx and Serial2.setRX should check Uart1

These two functions were checking (SIM_SCGC4 & SIM_SCGC4_UART2)
and should be testing (SIM_SCGC4 & SIM_SCGC4_UART1)

fix SDHC_XFERTYP_RSPTYP

fixes #145

Spi1 defined

PulseIn on LC issue

PulseIn may fail on LC as it is using *reg to test the value for on or
off, but on LC register is a bitmask associated with several IO pins.
So split off for LC to use the MASK value for the pin to test high and
low.

Warning did not update timings for this,  which may be necessary as adds
an & in the loop.  However when I tried TLC for 5000us timeout, it timed
out with 5138us, if I decremented the PULSEIN_LOOPS_PER_USEC by one,
then it timed out at 4398... This was at 49mhz.

Set FlexBus Clock Divider to correct value for 16, 8, 4 MHz

update LLWU reg.

Just in case the extra pads are added to bottom of 3.4/3.5 board,
define is in place...

Added define for SPI1 registers

add additonal F_TIMER (FTM_MOD)

...were missing :)

Add missing F_BUS

Add support for pins 26 and 27

Fix for crash @ 48 & 24MHz on K66

On Serial 3 this addition is for all 3.x.  Before it was ifdefed to only
do work on Teensy_LC as there is only one valid TX pin.  But we now pass
in open drain as an option so this code should allow you to not turn it
on/off on Serial3 on all of these boards

and on Serial4 and Serial5 on the new boards.

Updated Serial2.
It had valid TX for T3.2 of 10 and 31, but 31 on T3.5 is RX4

Likewise RX for T3.2 of 9 and 26, but on T3.5 26 is RX1